Datasheet > AZ100LVEL32T

AZ100LVEL32T

更新时间： 2024-09-19 04:33:23

品牌	Logo	应用领域
AZM		/
页数	文件大小	规格书
6页	104K
描述
ECL/PECL ± 2 Divider

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

AZ100LVEL32T 技术参数

生命周期：	Contact Manufacturer	包装说明：	,
Reach Compliance Code：	compliant	风险等级：	5.75
Base Number Matches：	1

AZ100LVEL32T 数据手册

ARIZONA MICROTEK, INC.

AZ10EL32

AZ100EL32

ECL/PECL ÷ 2 Divider

PACKAGE AVAILABILITY

FEATURES

PACKAGE

PART NUMBER

MARKING NOTES

•

510ps Propagation Delay

AZM10

EL32

SOIC 8

AZ10EL32D

1,2

3.0GHz Toggle Frequency

High Bandwidth Output Transitions

75kΩ Internal Input Pulldown Resistors

Direct Replacement for ON

Semiconductor MC10EL32 &

MC100EL32

AZM100

EL32

SOIC 8

AZ100EL32D

AZ100EL32D+

1,2

SOIC 8 RoHS

Compliant / Lead

(Pb) Free

AZM100+

1,2

EL32

AZT

1,2

TSSOP 8

AZ10EL32T

EL32

AZH

EL32

AZ100LVEL32T

1,2

Add R1 at end of part number for 7 inch (1K parts), R2 for 13 inch (2.5K parts)

Tape & Reel.

Date code format: “Y” or “YY” for year followed by “WW” for week on

underside of part.

DESCRIPTION

The AZ10/100EL32 is an integrated ÷2 divider. The reset pin is asynchronous and is asserted on the rising edge.

Upon power-up, the internal flip-flop will attain a random logic state; the reset allows for the synchronization of

multiple EL32’s in a system.

The EL32 provides a V_BBoutput for single-ended use or a DC bias reference for AC coupling to the device. For

single-ended input applications, the V_BBreference should be connected to one side of the CLK/¯C¯L¯K¯ differential input

pair. The input signal is then fed to the other CLK/C¯¯L¯K¯ input. The V_BBpin should be used only as a bias for the

EL32 as its sink/source capability is limited. When used, the V_BBpin should be bypassed to ground via a 0.01μF

capacitor.

NOTE: Specifications in ECL/PECL tables are valid when thermal equilibrium is established.

LOGIC DIAGRAM AND PINOUT ASSIGNMENT

V_CC

RESET

CLK

PIN DESCRIPTION

FUNCTION

CLK, C¯L¯¯K Clock Inputs

RESET

V_BB

Q, Q¯

V_CC

Asynchronous Reset

Reference Voltage Output

Data Outputs

÷2

CLK

V_BB

Positive Supply

V_EE

Negative Supply

V_EE

1630 S. STAPLEY DR., SUITE 127 • MESA, ARIZONA 85204 • USA • (480) 962-5881 • FAX (480) 890-2541

www.azmicrotek.com

12 3 4 5 6

中文翻译

下载PDF

与AZ100LVEL32T相关器件

型号	品牌	获取价格	描述	数据表
AZ100LVEL32TG	AZM	获取价格	ECL/PECL ± 2 Divider
AZ100LVEL33	AZM	获取价格	ECL/PECL ±4 Divider
AZ100LVEL33_11	AZM	获取价格	ECL/PECL ÷4 Divider
AZ100LVEL33D	AZM	获取价格	ECL/PECL ±4 Divider
AZ100LVEL33DG	AZM	获取价格	ECL/PECL ÷4 Divider
AZ100LVEL33NG	AZM	获取价格	ECL/PECL ±4 Divider
AZ100LVEL33T	AZM	获取价格	ECL/PECL ±4 Divider
AZ100LVEL33TG	AZM	获取价格	ECL/PECL ÷4 Divider
AZ100LVEL58	AZM	获取价格	ECL/PECL 2:1 Multiplexer
AZ100LVEL58_12	AZM	获取价格	PECL/ECL 2:1 Multiplexer