5秒后页面跳转
捷配首页

Datasheet > AZ100LVE111EFN
AZ100LVE111EFN PDF预览

AZ100LVE111EFN

更新时间： 2024-11-08 04:33:23
品牌 Logo 应用领域
AZM 时钟驱动器
页数 文件大小 规格书
6页 104K
描述
ECL/PECL 1:9 Differential Clock Driver with Enable

阅读下载

中文翻译

获取价格

AZ100LVE111EFN 技术参数

是否Rohs认证： 不符合生命周期：Contact Manufacturer
包装说明：QCCJ, LDCC28,.5SQReach Compliance Code：compliant
风险等级：5.92JESD-30 代码：S-PQCC-J28
JESD-609代码：e0端子数量：28
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：QCCJ
封装等效代码：LDCC28,.5SQ封装形状：SQUARE
封装形式：CHIP CARRIER电源：-3.3/-5 V
Prop。Delay @ Nom-Sup：0.9 ns认证状态：Not Qualified
子类别：Clock Drivers表面贴装：YES
技术：ECL100K温度等级：INDUSTRIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：J BEND
端子节距：1.27 mm端子位置：QUAD

AZ100LVE111EFN 数据手册

 浏览型号AZ100LVE111EFN的Datasheet PDF文件第2页浏览型号AZ100LVE111EFN的Datasheet PDF文件第3页浏览型号AZ100LVE111EFN的Datasheet PDF文件第4页浏览型号AZ100LVE111EFN的Datasheet PDF文件第5页浏览型号AZ100LVE111EFN的Datasheet PDF文件第6页 
ARIZONA MICROTEK, INC.  
AZ10LVE111E  
AZ100LVE111E  
ECL/PECL 1:9 Differential Clock Driver with Enable  
PACKAGE AVAILABILITY  
FEATURES  
PACKAGE  
PART NO.  
MARKING NOTES  
AZ10  
•
•
•
•
•
•
•
•
Operating Range of 3.0V to 5.5V  
Low Skew  
Guaranteed Skew Spec  
Differential Design  
Enable  
VBB Output  
75kΩ Internal Input Pulldown Resistors  
Direct Replacement for ON Semiconductor  
MC10E111 & MC100E111  
PLCC 28  
LVE111E  
<Date Code>  
AZ100  
1,2  
AZ10LVE111EFN  
PLCC 28  
LVE111E  
<Date Code>  
1,2  
AZ100LVE111EFN  
1
2
Add R2 at end of part number for 13 inch (750 parts) Tape & Reel.  
Date code format: “YY” for year followed by “WW” for week.  
DESCRIPTION  
The AZ10/100LVE111E is a low skew 1-to-9 differential driver, designed with clock distribution in mind. The  
IN signal is fanned-out to nine identical differential outputs. An Enable input is also provided. A HIGH disables the  
device by forcing all Q outputs LOW and all Q¯ outputs HIGH.  
The AZ100LVE111E provides a VBB output for single-ended use or a DC bias reference for AC coupling to the  
device. For single–ended input applications, the VBB reference should be connected to one side of the IN/I¯N¯  
differential input pair. The input signal is then fed to the other IN/I¯N¯ input. The VBB pin should be used only as a  
bias for the AZ100LVE111E as its current sink/source capability is limited. When used, the VBB pin should be  
bypassed to ground via a 0.01μF capacitor.  
The device is specifically designed, modeled and produced with low skew as the key goal. Optimal design and  
layout serve to minimize gate-to-gate within-device skew, and empirical modeling is used to determine process  
control limits that ensure consistent tpd distributions from lot-to-lot. The net result is a dependable, guaranteed low  
skew device.  
To ensure that the tight skew specification is met, both sides of the differential output must be terminated into  
50Ω, even if only one side is used. In most applications all nine differential pairs will be used and therefore  
terminated. In the case where fewer than nine pairs are used, it is necessary to terminate at least the output pairs on  
the same package side (i.e. sharing the same VCCO) as the pair(s) being used on that side, in order to maintain  
minimum skew. Failure to do this will result in small degradations of propagation delay (on the order of 10-20ps) of  
the output(s) being used that, while not being catastrophic to most designs, will mean a loss of skew margin.  
NOTE: Specifications in the ECL/PECL tables are valid when thermal equilibrium is established.  
1630 S. STAPLEY DR., SUITE 127 • MESA, ARIZONA 85204 • USA • (480) 962-5881 • FAX (480) 890-2541  
www.azmicrotek.com  
123456

中文翻译

下载PDF

与AZ100LVE111EFN相关器件

型号 品牌 获取价格 描述 数据表
AZ100LVE111FN AZM

获取价格

 		ECL/PECL 1:9 Differential Clock Driver
AZ100LVE111FN+ AZM

获取价格

 		ECL/PECL 1:9 Differential Clock Driver
AZ100LVE210 AZM

获取价格

 		ECL/PECL 1:4, 1:5 Differential Clock Driver
AZ100LVE210FN AZM

获取价格

 		ECL/PECL 1:4, 1:5 Differential Clock Driver
AZ100LVE310 AZM

获取价格

 		ECL/PECL 2:8 Differential Clock Driver
AZ100LVE310FN AZM

获取价格

 		ECL/PECL 2:8 Differential Clock Driver
AZ100LVE310FNR2 ETC

获取价格

 		ECL/PECL 2:8 Differential Clock Driver
AZ100LVEL11 AZM

获取价格

 		ECL/PECL 1:2 Differential Fanout Buffer
AZ100LVEL11_12 AZM

获取价格

 		PECL/ECL 1:2 Differential Fanout Buffer
AZ100LVEL11D AZM

获取价格

 		ECL/PECL 1:2 Differential Fanout Buffer

与AZ100LVE111EFN相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证