5秒后页面跳转
AZ100ELT22DG PDF预览

AZ100ELT22DG

更新时间: 2024-09-18 04:33:23
品牌 Logo 应用领域
AZM 转换器
页数 文件大小 规格书
6页 72K
描述
CMOS/TTL to Differential PECL Translator

AZ100ELT22DG 技术参数

是否Rohs认证: 符合生命周期:Contact Manufacturer
包装说明:,Reach Compliance Code:compliant
风险等级:5.68Base Number Matches:1

AZ100ELT22DG 数据手册

 浏览型号AZ100ELT22DG的Datasheet PDF文件第2页浏览型号AZ100ELT22DG的Datasheet PDF文件第3页浏览型号AZ100ELT22DG的Datasheet PDF文件第4页浏览型号AZ100ELT22DG的Datasheet PDF文件第5页浏览型号AZ100ELT22DG的Datasheet PDF文件第6页 
ARIZONA MICROTEK, INC.  
AZ10ELT22  
AZ100ELT22  
CMOS/TTL to Differential PECL Translator  
PACKAGE AVAILABILITY  
FEATURES  
PACKAGE  
PART NUMBER  
MARKING NOTES  
Green / RoHS Compliant /  
Lead (Pb) Free package available  
0.5ns Typical Propagation Delay  
<100ps Typical Output to Output  
Skew  
Differential PECL Outputs  
Flow Through Pinouts  
Operating Range of 3.0V to 5.5V  
Direct Replacement for ON  
Semiconductor MC10ELT22,  
MC100ELT22, MC100LVELT22 &  
Micrel SY89322V  
AZM10  
ELT22  
SOIC 8  
AZ10ELT22D  
1,2  
AZM100  
ELT22  
SOIC 8  
AZ100ELT22D  
AZ100ELT22DG  
AZ100ELT22T  
AZ100ELT22TG  
1,2  
SOIC 8 Green /  
RoHS Compliant /  
Lead (Pb) Free  
AZM100G  
1,2  
ELT22  
AZH  
1,2  
TSSOP 8  
LT22  
TSSOP 8 Green /  
RoHS Compliant /  
Lead (Pb) Free  
AZHG  
1,2  
LT22  
1
Add R1 at end of part number for 7 inch (1K parts), R2 for 13 inch (2.5K parts)  
Tape & Reel.  
Date code “YWW” or “YYWW” on underside of part.  
IBIS Model Files Available on  
Arizona Microtek Website  
2
DESCRIPTION  
The AZ10/100ELT22 is a dual CMOS/TTL to differential PECL translator. Because PECL (Positive ECL)  
levels are used, only VCC and ground are required. The small outline packaging and the low skew, dual gate design  
of the ELT22 makes it ideal for applications that require the translation of a clock and a data signal.  
The ELT22 is available in both PECL standards: the 10ELT is compatible with PECL 10K logic levels while  
the 100ELT is compatible with PECL 100K logic levels.  
NOTE: Specifications in PECL tables are valid when thermal equilibrium is established.  
LOGIC DIAGRAM AND  
PINOUT  
PIN DESCRIPTION  
PIN  
Q0, Q¯¯0, Q1, Q¯¯1  
D0, D1  
FUNCTION  
Differential PECL Outputs  
CMOS/TTL Input  
Positive Supply  
VCC  
GND  
Ground  
1630 S. STAPLEY DR., SUITE 127 MESA, ARIZONA 85204 USA (480) 962-5881 FAX (480) 890-2541  
www.azmicrotek.com  

与AZ100ELT22DG相关器件

型号 品牌 获取价格 描述 数据表
AZ100ELT22T AZM

获取价格

CMOS/TTL to Differential PECL Translator
AZ100ELT22T+ AZM

获取价格

CMOS/TTL to Differential PECL Translator
AZ100ELT22TG AZM

获取价格

CMOS/TTL to Differential PECL Translator
AZ100ELT23 AZM

获取价格

Dual Differential PECL to CMOS/TTL Translator
AZ100ELT23_12 AZM

获取价格

Dual Differential PECL to CMOS/TTL Translator
AZ100ELT23D AZM

获取价格

Dual Differential PECL to CMOS/TTL Translator
AZ100ELT23D+ AZM

获取价格

Dual Differential PECL to CMOS/TTL Translator
AZ100ELT23DG AZM

获取价格

Dual Differential PECL to CMOS/TTL Translator
AZ100ELT23T AZM

获取价格

Dual Differential PECL to CMOS/TTL Translator
AZ100ELT23T+ AZM

获取价格

Dual Differential PECL to CMOS/TTL Translator