Datasheet > AZ100E111FN

AZ100E111FN

更新时间： 2024-09-20 03:20:03

品牌	Logo	应用领域
AZM		时钟驱动器
页数	文件大小	规格书
6页	92K
描述
ECL/PECL 1:9 Differential Clock Driver

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AZ100E111FN 数据手册

ARIZONA MICROTEK, INC.

AZ10E111

AZ100E111

ECL/PECL 1:9 Differential Clock Driver

FEATURES

PACKAGE AVAILABILITY

•

Low Skew

Differential Design

Clock Enable

V_BBOutput

Operating Range of 4.2V to 5.46V

75kΩ Internal Input Pulldown Resistors

Direct Replacement for ON Semi

MC10E111 & MC100E111

PACKAGE

PART NUMBER

MARKING

NOTES

AZM10E111

AZM100E111

PLCC 28

AZ10E111FN

1,2

PLCC 28

AZ100E111FN

1,2

Add R2 at end of part number for 13 inch (2.5K parts) Tape & Reel.

Date code format: “YY” for year followed by “WW” for week.

DESCRIPTION

The AZ10/100E111 is a low skew 1-to-9 differential driver, designed with clock distribution in mind. The IN

signal is fanned-out to nine identical differential outputs. An Enable input is also provided. A HIGH disables the

device by forcing all Q outputs LOW and all Q¯ outputs HIGH.

The AZ100E111 provides a V_BBoutput for single-ended use or a DC bias reference for AC coupling to the

device. For single–ended input applications, the V_BBreference should be connected to one side of the IN/I¯N¯

differential input pair. The input signal is then fed to the other IN/I¯N¯ input. The V_BBpin should be used only as a

bias for the E111 as its sink/source capability is limited. When used, the V_BBpin should be bypassed to ground via a

0.01μF capacitor.

The device is specifically designed, modeled and produced with low skew as the key goal. Optimal design and

layout serve to minimize gate-to-gate skew within-device, and empirical modeling is used to determine process

control limits that ensure consistent t_pddistributions from lot-to-lot. The net result is a dependable, low skew device.

To ensure that the tight skew specification is met, both sides of the differential output must be terminated into

50Ω, even if only one side is used. In most applications all nine differential pairs will be used and therefore

terminated. In the case where fewer than nine pairs are used, it is necessary to terminate at least the output pairs on

the same package side (i.e. sharing the same V_CCO) as the pair(s) being used on that side, in order to maintain

minimum skew. Failure to do this will result in small degradations of propagation delay (on the order of 10-20ps) of

the output(s) being used that, while not being catastrophic to most designs, will mean a loss of skew margin.

NOTE: Specifications in the ECL/PECL tables are valid when thermal equilibrium is established.

1630 S. STAPLEY DR., SUITE 127 • MESA, ARIZONA 85204 • USA • (480) 962-5881 • FAX (480) 890-2541

www.azmicrotek.com

12 3 4 5 6

中文翻译

下载PDF

与AZ100E111FN相关器件

型号	品牌	获取价格	描述	数据表
AZ100E116FN	AZM	获取价格	ECL/PECL Quint Differential Line Receiver
AZ100E131	AZM	获取价格	ECL/PECL 4-bit D Flip-Flop
AZ100E131FN	AZM	获取价格	ECL/PECL 4-bit D Flip-Flop
AZ100E142	AZM	获取价格	ECL/PECL 9-bit Shift Register
AZ100E142FN	AZM	获取价格	ECL/PECL 9-bit Shift Register
AZ100EL01	AZM	获取价格	ECL/PECL 4-Input OR/NOR
AZ100EL01D	AZM	获取价格	ECL/PECL 4-Input OR/NOR
AZ100EL01T	AZM	获取价格	ECL/PECL 4-Input OR/NOR
AZ100EL07	AZM	获取价格	ECL/PECL 2-Input XOR/XNOR
AZ100EL07D	AZM	获取价格	ECL/PECL 2-Input XOR/XNOR

与AZ100E111FN相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

34
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

31
SL74HC10N：高性能三输入与非门解析
2024-09-03

104
AIC1781A 电池充电控制器深度解析
2024-09-03

100

产品中心

服务支持

精选活动

关于我们

帮助中心

AZ100E111FN

AZ100E111FN 数据手册

与AZ100E111FN相关器件

与AZ100E111FN相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AZ100E111FN

AZ100E111FN 数据手册

与AZ100E111FN相关器件

与AZ100E111FN相关文章

您还可以找

您在本页遇到什么问题？