5秒后页面跳转
AV9173-15CS08LF PDF预览

AV9173-15CS08LF

更新时间: 2024-11-18 14:47:51
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
6页 148K
描述
Video Clock Generator, 37.5MHz, CMOS, PDSO8, SOIC-8

AV9173-15CS08LF 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOIC-8针数:8
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.32
JESD-30 代码:R-PDSO-G8JESD-609代码:e3
长度:4.9 mm端子数量:8
最高工作温度:70 °C最低工作温度:
最大输出时钟频率:37.5 MHz封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
主时钟/晶体标称频率:1 MHz认证状态:Not Qualified
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:MATTE TIN端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3.9 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, VIDEOBase Number Matches:1

AV9173-15CS08LF 数据手册

 浏览型号AV9173-15CS08LF的Datasheet PDF文件第2页浏览型号AV9173-15CS08LF的Datasheet PDF文件第3页浏览型号AV9173-15CS08LF的Datasheet PDF文件第4页浏览型号AV9173-15CS08LF的Datasheet PDF文件第5页浏览型号AV9173-15CS08LF的Datasheet PDF文件第6页 
AV9173 -15  
Integrated  
Circuit  
Systems, Inc.  
Video Genlock PLL  
General Description  
Features  
The AV9173-15 provides the analog circuit blocks required  
for implementing a video genlock dot (pixel) clock  
generator. It contains a phase detector, charge pump, loop  
filter, and voltage-controlled oscillator (VCO). By grouping  
these critical analog blocks into one IC and utilizing  
external digital functions, performance and design  
flexibility are optimized as are development time and  
system cost.  
Phase-detector/VCO circuit block  
Ideal for genlock system  
Reference clock range 12 kHz to 1MHz  
(see specification of output clock range)  
Output clock range 0.625 to 37.5 MHz for CLK1,  
depending on input conditions (see Table 1) on page 2.  
Provides h-sync capability with CLK1 outputs  
15 to 37.5 MHz for 15kHz input  
On-chip loop filter  
When used with an external clock divider, the AV9173-15  
forms a Phase-Locked Loop configured as a frequency  
synthesizer. The AV9173-15 is designed to accept video  
horizontal synchronization (h-sync) pulses and produce a  
video dot clock. A separated, negative-going sync input  
reference pulse is required at pin 2 (IN).  
Single 5 volt power supply  
Low power CMOS technology  
Small 8-pin DIP or SOIC package  
The AV9173-15 is also suited for other clock recovery  
applications in such areas as data communications.  
Block Diagram  
AV9173-15RevC051397P  
ICS reserves the right to make changes in the device data identified in this  
publication without further notice. ICS advises its customers to obtain the latest  
version of all device data to verify that any information being relied upon by the  
customer is current and accurate.  

与AV9173-15CS08LF相关器件

型号 品牌 获取价格 描述 数据表
AV9173-15CS08T IDT

获取价格

PLL Based Clock Driver, 9173 Series, 2 True Output(s), 0 Inverted Output(s), CMOS, PDSO8,
AV9179F-12 IDT

获取价格

Low Skew Clock Driver, 91 Series, 13 True Output(s), 0 Inverted Output(s), PDSO28, SSOP-28
AV9179F-12LF IDT

获取价格

Low Skew Clock Driver, 91 Series, 13 True Output(s), 0 Inverted Output(s), PDSO28, SSOP-28
AV9179M-12 IDT

获取价格

Low Skew Clock Driver, 91 Series, 13 True Output(s), 0 Inverted Output(s), PDSO28, SOIC-28
AV9179M-12LF IDT

获取价格

Low Skew Clock Driver, 91 Series, 13 True Output(s), 0 Inverted Output(s), PDSO28, SOIC-28
AV9194-04CN20 IDT

获取价格

Clock Generator, CMOS, PDIP20
AV9194-04CW20 IDT

获取价格

Clock Generator, CMOS, PDSO20
AV9194-07CN20 IDT

获取价格

Clock Generator, CMOS, PDIP20
AV9194-07CW20 IDT

获取价格

Clock Generator, CMOS, PDSO20
AV9194-11CN20 ETC

获取价格

Video/Graphics Clock Generator