Features
• Pixel Size: 11 µm x 13 µm (13 µm Pitch)
• High Data Output Rate: 20 MHz
• High Responsivity and Resolution Over a Wide Spectral Range: from Blue (400 nm) up
to Near Infrared (1,100 nm)
• Low Dark Signal and Improved Uniformity
• Low Temporal Noise and High Dynamic Range: Over 6000/1
• Ease and Flexibility of Operation:
– Only Two External Basic Drive Clocks
– Choice of Internal or External Sampling and Reset
• 28-lead DIL Package
• Available with Standard Window or Antireflective Window in the Bandwidth 450 to
750 nm
Linear CCD
Image Sensor
(2048 Pixels)
Pin Identification
Pin Number
Symbol
VOSA
ΦECHA
SΦECHA
ΦRA
Designation
2
Video Output Signal A (Odd Channel)
A Sample-and-hold Gate Input Channel
A Internal Sampling Clock Output Channel
A External Reset Clock Input Channel
Output Amplifier Drain And Internal Logic Supply
Test Point 3
3
TH7841A
4
5
9
VDD
10
TP3
11
TP2
Test Point 2
12
VT
Register and Photosensitive Zone DC Bias
Test Point 1
13
TP1
14, 15, 28
VSS
Substrate Bias (Ground)
16
VINH
Internal Sampling Clock Inhibiting Input (Dc Bias)
Transfer Clock
18
ΦP
19
ΦT
Register Transport Clock
20
VGS
Output Gate DC Bias
21
ΦRB
B External Reset Clock Output Channel
B Internal Sampling Clock Output Channel
B Sample-and-hold Gate Input Channel
Video Output Signal B (Even Channel)
Reset DC Bias
24
SΦECHB
ΦECHB
VOSB
VDR
25
26
27
1, 6, 7, 8, 17, 22, 23
DNC
Do not Connect
1
28
27
26
25
24
23
22
21
20
19
18
17
16
15
DNC
VSS
2
VOSA
ΦECHA
SΦECHA
ΦRA
VDR
3
VOSB
ΦECHB
SΦECHB
DNC
DNC
ΦRB
VGS
4
5
6
DNC
7
DNC
8
DNC
9
VDD
10
11
12
13
14
TP3
ΦT
TP2
ΦP
VT
DNC
VINH
VSS
TP1
Rev. 1998A–IMAGE–05/02
VSS
1