5秒后页面跳转
ATLV35 PDF预览

ATLV35

更新时间: 2024-09-25 21:54:27
品牌 Logo 应用领域
爱特美尔 - ATMEL
页数 文件大小 规格书
7页 194K
描述
ATLV Series Ultra Low Voltage Gate Arrays

ATLV35 数据手册

 浏览型号ATLV35的Datasheet PDF文件第2页浏览型号ATLV35的Datasheet PDF文件第3页浏览型号ATLV35的Datasheet PDF文件第4页浏览型号ATLV35的Datasheet PDF文件第5页浏览型号ATLV35的Datasheet PDF文件第6页浏览型号ATLV35的Datasheet PDF文件第7页 
Features  
Specifically Designed for Battery Powered Applications  
1.0 - 3.0 Volts and will Operate from 0.7 to 5.5 Volts  
Static Current Drain of <75 nA at 1.0 Volts  
200 MHz Maximum Toggle Frequency for Flip Flop at 1.5 Volts  
1.0 µ Drawn Gate Length CMOS Gate Arrays  
All Package Styles Offered Including TQFP and TAB  
Improved Product Testability Using Serial Scan, Boundary Scan,  
and JTAG  
ATLV Series  
Ultra Low  
Voltage  
Second Source Existing ASIC Design in Atmel's ATLV via Design  
Translation. Improved Performance and Lower Cost  
Description  
Gate Arrays  
The ATLV Series CMOS gate arrays employ 1.0 µ-drawn, double-level metal,  
Si-gate, CMOS technology processed in Atmel's U.S.-based, advanced  
manufacturing facility. The arrays utilize an enhanced channelless architecture  
which results in greater than 50 percent usable gates.  
ATLV2  
ATLV3  
ATLV5  
ATLV7  
ATLV10  
ATLV15  
ATLV20  
ATLV35  
Atmel's flexible design system uses industry design standards and is compatible  
with popular CAD/CAE software and hardware packages. The customer can  
start designing with the ATLV series today using existing CAD/CAE tools.  
ATLV Array Organization  
(1)  
(2)  
Device  
Number  
Raw  
Gates  
Routable  
Gates  
Max Pin  
Count  
Max I/O  
Pins  
Gate  
Speed  
ATLV2  
ATLV3  
2,000  
3,000  
1,400  
1,600  
2,800  
4,400  
6,600  
8,000  
12,000  
18,000  
44  
68  
36  
60  
1.3 ns  
1.3 ns  
1.3 ns  
1.3 ns  
1.3 ns  
1.3 ns  
1.3 ns  
1.3 ns  
ATLV5  
5,000  
84  
76  
ATLV7  
7,000  
100  
120  
144  
160  
208  
92  
ATLV10  
ATLV15  
ATLV20  
ATLV35  
10,000  
15,000  
22,000  
35,000  
112  
136  
152  
192  
Notes: 1. Absolute maximum I/O pins is maximum pin count minus 8. Additional power  
and ground pins are assumed to be required to support simultaneous  
switching outputs as pin count increases.  
2. Nominal 2 input nand gate with a fan out of 2 at 1.5 volts, room temperature.  
0261B  

与ATLV35相关器件

型号 品牌 获取价格 描述 数据表
ATLV35-1.3QI ATMEL

获取价格

Field Programmable Gate Array, 18000 Gates, CMOS
ATLV35-1.3VI ATMEL

获取价格

Field Programmable Gate Array, 18000 Gates, CMOS
ATLV3JI ATMEL

获取价格

Field Programmable Gate Array, 1600 Gates, CMOS, PQCC68, PLASTIC, MO-047AE, LCC-68
ATLV3UI ATMEL

获取价格

Field Programmable Gate Array, 1600 Gates, CMOS, CPGA68, WINDOWED, CERAMIC, PGA-68
ATLV5 ATMEL

获取价格

ATLV Series Ultra Low Voltage Gate Arrays
ATLV5-1.3UI ATMEL

获取价格

Field Programmable Gate Array, 2800 Gates, CMOS,
ATLV5JI ATMEL

获取价格

Field Programmable Gate Array, 2800 Gates, CMOS, PQCC84, PLASTIC, MO-47AF, LCC-84
ATLV7 ATMEL

获取价格

ATLV Series Ultra Low Voltage Gate Arrays
ATLV7-1.3QI ATMEL

获取价格

Field Programmable Gate Array, 4400 Gates, CMOS,
ATLV7-1.3UI ATMEL

获取价格

Field Programmable Gate Array, 4400 Gates, CMOS