Datasheet > AT818S40

AT818S40

更新时间： 2024-11-26 22:25:07

品牌	Logo	应用领域
POSEICO		/
页数	文件大小	规格书
4页	48K
描述
PHASE CONTROL THYRISTOR

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AT818S40 数据手册

Via N. Lorenzi 8 - I 16152 GENOVA - ITALY

Tel. int. +39/(0)10 6556549 - (0)10 6556488

Fax Int. +39/(0)10 6442510

Ansaldo Trasporti s.p.a.

Unita' Semiconduttori

ANSALDO

Tx 270318 ANSUSE I -

PHASE CONTROL THYRISTOR AT818

Repetitive voltage up to

Mean on-state current

4000 V

580 A

5.9 kA

Surge current

FINAL SPECIFICATION

feb 97 - ISSUE : 04

[°C]

Symbol

Characteristic

Conditions

Value

Unit

BLOCKING

V RRM

V RSM

V DRM

I RRM

I DRM

Repetitive peak reverse voltage

Non-repetitive peak reverse voltage

Repetitive peak off-state voltage

Repetitive peak reverse current

Repetitive peak off-state current

125 4000

125 4100

125 4000

V=VRRM

V=VDRM

125

CONDUCTING

I T (AV)

I TSM

I² t

Mean on-state current

Surge on-state current

I² t

180° sin, 50 Hz, Th=55°C, double side cooled

180° sin, 50 Hz, Tc=85°C, double side cooled

sine wave, 10 ms

580

465

125

5.9

without reverse voltage

174 x1E3

3.38

A²s

V T

On-state voltage

On-state current = 1600 A

V T(TO)

r T

Threshold voltage

On-state slope resistance

125

1.35

125 1.335

mohm

SWITCHING

di/dt

dv/dt

Critical rate of rise of on-state current, min. From 75% VDRM up to 620 A, gate 10V 5ohm

Critical rate of rise of off-state voltage, min. Linear ramp up to 70% of VDRM

125

200

500

1.6

A/µs

V/µs

µs

Gate controlled delay time, typical

Circuit commutated turn-off time, typical

Reverse recovery charge

VD=100V, gate source 25V, 10 ohm , tr=.5 µs

dV/dt = 20 V/µs linear up to 75% VDRM

di/dt=-20 A/µs, I= 410 A

320

µs

Q rr

I rr

I H

125

µC

Peak reverse recovery current

Holding current, typical

VR= 50 V

VD=5V, gate open circuit

VD=5V, tp=30µs

300

700

I L

Latching current, typical

GATE

V GT

Gate trigger voltage

VD=5V

3.5

200

0.25

I GT

Gate trigger current

VD=5V

V GD

V FGM

Non-trigger gate voltage, min.

Peak gate voltage (forward)

Peak gate current

VD=VDRM

125

FGM

V RGM

P GM

P G

Peak gate voltage (reverse)

Peak gate power dissipation

Average gate power dissipation

Pulse width 100 µs

150

MOUNTING

R th(j-h)

Thermal impedance, DC

Thermal impedance

Junction to heatsink, double side cooled

Case to heatsink, double side cooled

°C/kW

R th(c-h)

T j

Operating junction temperature

Mounting force

-30 / 125

11.8 / 13.2

300

°C

Mass

ORDERING INFORMATION : AT818 S 40

VDRM&VRRM/100

standard specification

12 3 4

中文翻译

下载PDF

与AT818S40相关器件

型号	品牌	获取价格	描述	数据表
AT-820	HRS	获取价格	Fixed Attenuator, 0MHz Min, 600MHz Max
AT8200	ETC	获取价格	AT8200 - Read Only Contacless Transponder
AT83251G2D	ATMEL	获取价格	B/16-BIT MICROCONTROLLER WITH SERIAL COMMUNICATION INTERFACES
AT83251G2D-3CSUM	ATMEL	获取价格	B/16-BIT MICROCONTROLLER WITH SERIAL COMMUNICATION INTERFACES
AT83251G2D-RLTUL	ATMEL	获取价格	B/16-BIT MICROCONTROLLER WITH SERIAL COMMUNICATION INTERFACES
AT83251G2D-RLTUM	ATMEL	获取价格	B/16-BIT MICROCONTROLLER WITH SERIAL COMMUNICATION INTERFACES
AT83251G2D-SLSUL	ATMEL	获取价格	B/16-BIT MICROCONTROLLER WITH SERIAL COMMUNICATION INTERFACES
AT83251G2D-SLSUM	ATMEL	获取价格	B/16-BIT MICROCONTROLLER WITH SERIAL COMMUNICATION INTERFACES
AT83C151C-12	TEMIC	获取价格	CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller
AT83C151C-16	TEMIC	获取价格	CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller

与AT818S40相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

46
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

34
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

63
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

60

产品中心

服务支持

精选活动

关于我们

帮助中心

AT818S40

AT818S40 数据手册

与AT818S40相关器件

与AT818S40相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AT818S40

AT818S40 数据手册

与AT818S40相关器件

与AT818S40相关文章

您还可以找

您在本页遇到什么问题？