5秒后页面跳转
AT403S12 PDF预览

AT403S12

更新时间: 2024-11-30 22:05:55
品牌 Logo 应用领域
POSEICO /
页数 文件大小 规格书
4页 170K
描述
PHASE CONTROL THYRISTOR

AT403S12 数据手册

 浏览型号AT403S12的Datasheet PDF文件第2页浏览型号AT403S12的Datasheet PDF文件第3页浏览型号AT403S12的Datasheet PDF文件第4页 
POSEICO SPA  
Via N. Lorenzi 8, 16152 Genova - ITALY  
Tel. ++ 39 010 6556234 - Fax ++ 39 010 6557519  
Sales Office:  
POSEICO  
POSEICO SPA  
POwer SEmiconductors Italian COrporation  
Tel. ++ 39 010 6556775 - Fax ++ 39 010 6442510  
PHASE CONTROL THYRISTOR  
AT403  
Repetitive voltage up to  
Mean on-state current  
Surge current  
1200 V  
400 A  
5 kA  
FINAL SPECIFICATION  
gen 03 - ISSUE : 05  
Tj  
Symbol  
Characteristic  
Conditions  
Value  
Unit  
[°C]  
BLOCKING  
V RRM  
V RSM  
V DRM  
I RRM  
I DRM  
Repetitive peak reverse voltage  
Non-repetitive peak reverse voltage  
Repetitive peak off-state voltage  
Repetitive peak reverse current  
Repetitive peak off-state current  
125  
125  
125  
125  
125  
1200  
1300  
1200  
30  
V
V
V
mA  
mA  
V=VRRM  
V=VDRM  
30  
CONDUCTING  
I T (AV)  
I T (AV)  
I TSM  
I² t  
Mean on-state current  
Mean on-state current  
Surge on-state current  
I² t  
180° sin, 50 Hz, Th=55°C, double side cooled  
180° sin, 50 Hz, Tc=85°C, double side cooled  
sine wave, 10 ms  
400  
320  
5
125 x1E3  
1.35  
1.0  
A
A
kA  
A²s  
V
V
125  
without reverse voltage  
V T  
On-state voltage  
On-state current =  
600 A  
25  
125  
V T(TO)  
r T  
Threshold voltage  
On-state slope resistance  
125 0.850  
mohm  
SWITCHING  
di/dt  
dv/dt  
td  
Critical rate of rise of on-state current, min.  
Critical rate of rise of off-state voltage, min.  
Gate controlled delay time, typical  
Circuit commutated turn-off time, typical  
Reverse recovery charge  
From 75% VDRM up to 410 A, gate 10V 5ohm  
Linear ramp up to 70% of VDRM  
VD=100V, gate source 10V, 10 ohm , tr=.5 µs  
dV/dt = 20 V/µs linear up to 75% VDRM  
di/dt=-20 A/µs, I= 270 A  
VR= 50 V  
VD=5V, gate open circuit  
VD=5V, tp=30µs  
125  
125  
25  
200  
500  
0.6  
A/µs  
V/µs  
µs  
µs  
µC  
A
tq  
200  
Q rr  
I rr  
I H  
125  
Peak reverse recovery current  
Holding current, typical  
25  
25  
300  
700  
mA  
mA  
I L  
Latching current, typical  
GATE  
V GT  
I GT  
Gate trigger voltage  
Gate trigger current  
Non-trigger gate voltage, min.  
Peak gate voltage (forward)  
Peak gate current  
VD=5V  
VD=5V  
VD=VDRM  
25  
25  
125  
3.5  
200  
0.25  
20  
8
V
mA  
V
V
A
V GD  
V FGM  
I
FGM  
V RGM  
P GM  
P G  
Peak gate voltage (reverse)  
Peak gate power dissipation  
Average gate power dissipation  
5
75  
1
V
W
W
Pulse width 100 µs  
MOUNTING  
R th(j-h)  
R th(c-h)  
Thermal impedance, DC  
Thermal impedance  
Junction to heatsink, double side cooled  
Case to heatsink, double side cooled  
95  
20  
°C/kW  
°C/kW  
T j  
F
Operating junction temperature  
Mounting force  
Mass  
-30 / 125  
4.9 / 5.9  
55  
°C  
kN  
g
ORDERING INFORMATION : AT403 S 12  
VDRM&VRRM/100  
standard specification  

与AT403S12相关器件

型号 品牌 获取价格 描述 数据表
AT404 ETC

获取价格

EZYTRIGGER
AT4041 ETC

获取价格

Wide Selection of Panel Seal Boots
AT4042 ETC

获取价格

Wide Selection of Panel Seal Boots
AT4043 ETC

获取价格

Wide Selection of Panel Seal Boots
AT40491-25 ATMEL

获取价格

Microprocessor Chipset, PLASTIC, QFP-160
AT40491-33 ATMEL

获取价格

Microprocessor Chipset, PLASTIC, QFP-160
AT40492-33 ATMEL

获取价格

Microprocessor Chipset, PLASTIC, QFP-160
AT40493-25 ETC

获取价格

System Controller
AT40493-25QC ATMEL

获取价格

Microprocessor Chipset, PLASTIC, QFP-160
AT40493-33 ETC

获取价格

System Controller