5秒后页面跳转
AT17N256-10PC PDF预览

AT17N256-10PC

更新时间: 2024-10-26 22:53:55
品牌 Logo 应用领域
爱特美尔 - ATMEL 存储内存集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
页数 文件大小 规格书
18页 202K
描述
FPGA Configuration Memory

AT17N256-10PC 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP8,.3
针数:8Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.32.00.51
风险等级:5.92Is Samacsys:N
最大时钟频率 (fCLK):10 MHz数据保留时间-最小值:20
耐久性:10 Write/Erase CyclesJESD-30 代码:R-PDIP-T8
JESD-609代码:e0长度:9.271 mm
内存密度:262144 bit内存集成电路类型:CONFIGURATION MEMORY
内存宽度:1湿度敏感等级:1
功能数量:1端子数量:8
字数:262144 words字数代码:256000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:256KX1
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP8,.3封装形状:RECTANGULAR
封装形式:IN-LINE并行/串行:SERIAL
峰值回流温度(摄氏度):225电源:3.3 V
认证状态:Not Qualified座面最大高度:5.334 mm
最大待机电流:0.00005 A子类别:EEPROMs
最大压摆率:0.005 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:NO技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:7.62 mmBase Number Matches:1

AT17N256-10PC 数据手册

 浏览型号AT17N256-10PC的Datasheet PDF文件第2页浏览型号AT17N256-10PC的Datasheet PDF文件第3页浏览型号AT17N256-10PC的Datasheet PDF文件第4页浏览型号AT17N256-10PC的Datasheet PDF文件第5页浏览型号AT17N256-10PC的Datasheet PDF文件第6页浏览型号AT17N256-10PC的Datasheet PDF文件第7页 
Features  
EE Programmable 262,144 x 1-, 524,288 x 1-, 1,048,576 x 1-, 2,097,152 x 1-, and  
4,194,304 x 1-bit Serial Memories Designed to Store Configuration Programs for Field  
Programmable Gate Arrays (FPGAs)  
Available as a 3.3V ( 10%) Commercial and Industrial Version  
Simple Interface to SRAM FPGAs  
Pin Compatible with Xilinx® XC17SXXXA and XC17SXXXXL PROMs  
Compatible with Xilinx Spartan®-II, Spartan-IIE and Spartan XL FPGAs in Master Serial  
Mode  
Very Low-power CMOS EEPROM Process  
Available in 6 mm x 6 mm x 1 mm 8-lead LAP (Pin-compatible with 8-lead SOIC/VOIC  
Packages), 8-lead PDIP, 8-lead SOIC, 20-lead SOIC and 44-lead TQFP Packages for a  
Specific Density  
Low-power Standby Mode  
High-reliability  
FPGA  
Configuration  
Memory  
– Endurance: Minimum 10 Write Cycles  
– Data Retention: 20 Years at 85°C  
AT17N256  
AT17N512  
AT17N010  
AT17N002  
AT17N040  
Description  
The AT17N series FPGA Configuration EEPROM (Configurators) provide an easy-to-  
use, cost-effective configuration memory for Field Programmable Gate Arrays. The  
AT17N series device is packaged in the 8-lead LAP, 8-lead PDIP, 8-lead SOIC, 20-lead  
SOIC and 44-lead TQFP, see Table 1. The AT17N series Configurators uses a simple  
serial-access procedure to configure one or more FPGA devices.  
The AT17N series configurators can be programmed with industry-standard program-  
mers, Atmel’s ATDH2200E Programming Kit or Atmel’s ATDH2225 ISP Cable and  
factory programming.  
Table 1. AT17N Series Packages  
3.3V  
AT17N512/  
AT17N010  
Package  
AT17N256  
AT17N002  
AT17N040  
System Support  
8-lead LAP  
8-lead PDIP  
8-lead SOIC  
20-lead SOIC  
44-lead TQFP  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Use 8-lead LAP(1)  
Use 8-lead LAP(1)  
Yes  
Yes  
Yes  
Yes  
Note:  
1. The 8-lead LAP package has the same footprint as the 8-lead SOIC. Since an 8-  
lead SOIC package is not available for the AT17N512/010/002 devices, it is possi-  
ble to use an 8-lead LAP package instead.  
Rev. 3020A–CNFG–05/03  

与AT17N256-10PC相关器件

型号 品牌 获取价格 描述 数据表
AT17N256-10PI ATMEL

获取价格

FPGA Configuration Memory
AT17N256-10PJ ATMEL

获取价格

Configuration Memory, 256KX1, Serial, CMOS, PDIP8, 0.300 INCH, PLASTIC, MS-001BA, DIP-8
AT17N256-10PL ATMEL

获取价格

Configuration Memory, 256KX1, Serial, CMOS, PDIP8, 0.300 INCH, PLASTIC, MS-001BA, DIP-8
AT17N256-10SC ATMEL

获取价格

FPGA Configuration Memory
AT17N256-10SI ATMEL

获取价格

FPGA Configuration Memory
AT17N512 ATMEL

获取价格

FPGA Configuration Memory
AT17N512_14 ATMEL

获取价格

Simple Interface to SRAM FPGAs
AT17N512-10CC ATMEL

获取价格

FPGA Configuration Memory
AT17N512-10CI ATMEL

获取价格

FPGA Configuration Memory
AT17N512-10CJ ATMEL

获取价格

Configuration Memory, 512KX1, Serial, CMOS, 6 X 6 MM, 1.04 MM HEIGHT, 1.27 MM PITCH, LAP-8