5秒后页面跳转
AT17N010-10SI PDF预览

AT17N010-10SI

更新时间: 2024-10-26 22:09:15
品牌 Logo 应用领域
爱特美尔 - ATMEL 存储
页数 文件大小 规格书
18页 202K
描述
FPGA Configuration Memory

AT17N010-10SI 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP20,.4
针数:20Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.32.00.51
风险等级:5.89最大时钟频率 (fCLK):10 MHz
数据保留时间-最小值:20耐久性:10 Write/Erase Cycles
JESD-30 代码:R-PDSO-G20JESD-609代码:e0
长度:12.8 mm内存密度:1048576 bit
内存集成电路类型:CONFIGURATION MEMORY内存宽度:1
湿度敏感等级:1功能数量:1
端子数量:20字数:1048576 words
字数代码:1000000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:1MX1封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
并行/串行:SERIAL峰值回流温度(摄氏度):240
电源:3.3 V认证状态:Not Qualified
座面最大高度:2.64 mm最大待机电流:0.0001 A
子类别:EEPROMs最大压摆率:0.005 mA
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:7.5 mm
Base Number Matches:1

AT17N010-10SI 数据手册

 浏览型号AT17N010-10SI的Datasheet PDF文件第2页浏览型号AT17N010-10SI的Datasheet PDF文件第3页浏览型号AT17N010-10SI的Datasheet PDF文件第4页浏览型号AT17N010-10SI的Datasheet PDF文件第5页浏览型号AT17N010-10SI的Datasheet PDF文件第6页浏览型号AT17N010-10SI的Datasheet PDF文件第7页 
Features  
EE Programmable 262,144 x 1-, 524,288 x 1-, 1,048,576 x 1-, 2,097,152 x 1-, and  
4,194,304 x 1-bit Serial Memories Designed to Store Configuration Programs for Field  
Programmable Gate Arrays (FPGAs)  
Available as a 3.3V ( 10%) Commercial and Industrial Version  
Simple Interface to SRAM FPGAs  
Pin Compatible with Xilinx® XC17SXXXA and XC17SXXXXL PROMs  
Compatible with Xilinx Spartan®-II, Spartan-IIE and Spartan XL FPGAs in Master Serial  
Mode  
Very Low-power CMOS EEPROM Process  
Available in 6 mm x 6 mm x 1 mm 8-lead LAP (Pin-compatible with 8-lead SOIC/VOIC  
Packages), 8-lead PDIP, 8-lead SOIC, 20-lead SOIC and 44-lead TQFP Packages for a  
Specific Density  
Low-power Standby Mode  
High-reliability  
FPGA  
Configuration  
Memory  
– Endurance: Minimum 10 Write Cycles  
– Data Retention: 20 Years at 85°C  
AT17N256  
AT17N512  
AT17N010  
AT17N002  
AT17N040  
Description  
The AT17N series FPGA Configuration EEPROM (Configurators) provide an easy-to-  
use, cost-effective configuration memory for Field Programmable Gate Arrays. The  
AT17N series device is packaged in the 8-lead LAP, 8-lead PDIP, 8-lead SOIC, 20-lead  
SOIC and 44-lead TQFP, see Table 1. The AT17N series Configurators uses a simple  
serial-access procedure to configure one or more FPGA devices.  
The AT17N series configurators can be programmed with industry-standard program-  
mers, Atmel’s ATDH2200E Programming Kit or Atmel’s ATDH2225 ISP Cable and  
factory programming.  
Table 1. AT17N Series Packages  
3.3V  
AT17N512/  
AT17N010  
Package  
AT17N256  
AT17N002  
AT17N040  
System Support  
8-lead LAP  
8-lead PDIP  
8-lead SOIC  
20-lead SOIC  
44-lead TQFP  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Use 8-lead LAP(1)  
Use 8-lead LAP(1)  
Yes  
Yes  
Yes  
Yes  
Note:  
1. The 8-lead LAP package has the same footprint as the 8-lead SOIC. Since an 8-  
lead SOIC package is not available for the AT17N512/010/002 devices, it is possi-  
ble to use an 8-lead LAP package instead.  
Rev. 3020A–CNFG–05/03  

AT17N010-10SI 替代型号

型号 品牌 替代类型 描述 数据表
AT17LV002-10SU ATMEL

功能相似

FPGA Configuration EEPROM Memory

与AT17N010-10SI相关器件

型号 品牌 获取价格 描述 数据表
AT17N010-10SJ ATMEL

获取价格

Configuration Memory, 1MX1, Serial, CMOS, PDSO20, 0.300 INCH, PLASTIC, SOIC-20
AT17N040 ATMEL

获取价格

FPGA Configuration Memory
AT17N040_14 ATMEL

获取价格

Simple Interface to SRAM FPGAs
AT17N040-10TQC ATMEL

获取价格

FPGA Configuration Memory
AT17N040-10TQI ATMEL

获取价格

FPGA Configuration Memory
AT17N10S ANBON

获取价格

TO-220AB
AT17N10S-Q1 ANBON

获取价格

TO-220AB
AT17N256 ATMEL

获取价格

FPGA Configuration Memory
AT17N256_07 ATMEL

获取价格

FPGA Configuration Memory
AT17N256_14 ATMEL

获取价格

Simple Interface to SRAM FPGAs