5秒后页面跳转
捷配首页

Datasheet > 存储 > EEPROM> AT17LV512-10PL
AT17LV512-10PL PDF预览

AT17LV512-10PL

更新时间： 2024-11-23 12:57:51
品牌 Logo 应用领域
爱特美尔 - ATMEL 存储可编程只读存储器电动程控只读存储器电可擦编程只读存储器
页数 文件大小 规格书
24页 218K
描述
Configuration Memory, 512KX1, Serial, CMOS, PDIP8, 0.300 INCH, PLASTIC, MS-001BA, DIP-8

阅读下载

中文翻译

获取价格

AT17LV512-10PL 技术参数

是否Rohs认证：符合生命周期：Obsolete
零件包装代码：DIP包装说明：DIP,
针数：8Reach Compliance Code：compliant
ECCN代码：EAR99HTS代码：8542.32.00.51
风险等级：5.77Is Samacsys：N
其他特性：IT CAN OPERATES ON 4.75-5.25 RANGE SUPPLY VOLTAGE ALSO最大时钟频率 (fCLK)：15 MHz
JESD-30 代码：R-PDIP-T8JESD-609代码：e3
长度：9.271 mm内存密度：524288 bit
内存集成电路类型：CONFIGURATION MEMORY内存宽度：1
湿度敏感等级：1功能数量：1
端子数量：8字数：524288 words
字数代码：512000工作模式：SYNCHRONOUS
最高工作温度：70 °C最低工作温度：
组织：512KX1封装主体材料：PLASTIC/EPOXY
封装代码：DIP封装形状：RECTANGULAR
封装形式：IN-LINE并行/串行：SERIAL
峰值回流温度（摄氏度）：NOT SPECIFIED认证状态：Not Qualified
座面最大高度：5.334 mm最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：3 V标称供电电压 (Vsup)：3.3 V
表面贴装：NO技术：CMOS
温度等级：COMMERCIAL端子面层：MATTE TIN
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：7.62 mmBase Number Matches：1

AT17LV512-10PL 数据手册

 浏览型号AT17LV512-10PL的Datasheet PDF文件第2页浏览型号AT17LV512-10PL的Datasheet PDF文件第3页浏览型号AT17LV512-10PL的Datasheet PDF文件第4页浏览型号AT17LV512-10PL的Datasheet PDF文件第5页浏览型号AT17LV512-10PL的Datasheet PDF文件第6页浏览型号AT17LV512-10PL的Datasheet PDF文件第7页 
Features  
• EE Programmable 65,536 x 1-, 131,072 x 1-, 262,144 x 1-, 524,288 x 1-, 1,048,576 x 1-,  
2,097,152 x 1-, and 4,194,304 x 1-bit Serial Memories Designed to Store Configuration  
Programs for Field Programmable Gate Arrays (FPGAs)  
• Supports both 3.3V and 5.0V Operating Voltage Applications  
• In-System Programmable (ISP) via Two-Wire Bus  
• Simple Interface to SRAM FPGAs  
• Compatible with Atmel AT6000, AT40K and AT94K Devices, Altera FLEX®, APEX™  
Devices, Lucent ORCA®, Xilinx XC3000™, XC4000™, XC5200™, Spartan®, Virtex® FPGAs  
• Cascadable Read-back to Support Additional Configurations or Higher-density Arrays  
• Very Low-power CMOS EEPROM Process  
FPGA  
• Programmable Reset Polarity  
• Available in 6 mm x 6 mm x 1 mm 8-lead LAP (Pin-compatible with 8-lead SOIC/VOIC  
Packages), 8-lead PDIP, 8-lead SOIC, 20-lead PLCC, 20-lead SOIC, 44-lead PLCC and  
44-lead TQFP Packages  
• Emulation of Atmel’s AT24CXXX Serial EEPROMs  
• Low-power Standby Mode  
• High-reliability  
Configuration  
EEPROM  
Memory  
– Endurance: 100,000 Write Cycles  
– Data Retention: 90 Years for Industrial Parts (at 85°C) and 190 Years for  
Commercial Parts (at 70°C)  
AT17LV65  
Description  
AT17LV128  
AT17LV256  
AT17LV512  
AT17LV010  
AT17LV002  
AT17LV040  
The AT17LV series FPGA Configuration EEPROMs (Configurators) provide an easy-  
to-use, cost-effective configuration memory for Field Programmable Gate Arrays. The  
AT17LV series device is packaged in the 8-lead LAP, 8-lead PDIP, 8-lead SOIC, 20-  
lead PLCC, 20-lead SOIC, 44-lead PLCC and 44-lead TQFP, see Table 1. The  
AT17LV series Configurators uses a simple serial-access procedure to configure one  
or more FPGA devices. The user can select the polarity of the reset function by pro-  
gramming four EEPROM bytes. These devices also support a write-protection  
mechanism within its programming mode.  
The AT17LV series configurators can be programmed with industry-standard program-  
mers, Atmel’s ATDH2200E Programming Kit or Atmel’s ATDH2225 ISP Cable.  
Table 1. AT17LV Series Packages  
3.3V and 5V  
System Support  
AT17LV65/  
AT17LV128/  
AT17LV256  
AT17LV512/  
AT17LV010  
Package  
AT17LV002  
AT17LV040  
(3)  
8-lead LAP  
Yes  
Yes  
Yes  
Yes  
Yes(2)  
–
Yes  
Yes  
Yes  
–
8-lead PDIP  
8-lead SOIC  
20-lead PLCC  
20-lead SOIC  
44-lead PLCC  
44-lead TQFP  
–
(1)  
(1)  
(3)  
Use 8-lead LAP  
Use 8-lead LAP  
Yes  
Yes(2)  
–
Yes  
Yes(2)  
Yes  
–
–
Yes  
Yes  
–
–
Yes  
Notes: 1. The 8-lead LAP package has the same footprint as the 8-lead SOIC. Since an 8-  
lead SOIC package is not available for the AT17LV512/010/002 devices, it is possi-  
ble to use an 8-lead LAP package instead.  
2. The pinout for the AT17LV65/128/256 devices is not pin-for-pin compatible with the  
AT17LV512/010/002 devices.  
Rev. 2321E–CNFG–06/03  
3. Refer to the AT17Fxxx datasheet, available on the Atmel web site.  
1234567...24

中文翻译

下载PDF

与AT17LV512-10PL相关器件

型号 品牌 获取价格 描述 数据表
AT17LV512-10SC ATMEL

获取价格

 		FPGA Configuration EEPROM Memory
AT17LV512-10SI ATMEL

获取价格

 		FPGA Configuration EEPROM Memory
AT17LV512-10SJ ATMEL

获取价格

 		Configuration Memory, 512KX1, Serial, CMOS, PDSO20, 0.300 INCH, PLASTIC, MS-013AC, SOIC-20
AT17LV512-10SL ATMEL

获取价格

 		Configuration Memory, 512KX1, Serial, CMOS, PDSO20, 0.300 INCH, PLASTIC, MS-013AC, SOIC-20
AT17LV512-10TQC ATMEL

获取价格

 		FPGA Configuration EEPROM Memory
AT17LV512-10TQI ATMEL

获取价格

 		FPGA Configuration EEPROM Memory
AT17LV512A ATMEL

获取价格

 		FPGA Configuration EEPROM Memory
AT17LV512A MICROCHIP

获取价格

 		Microchip 512-Kb FPGA configuration EEPROM with Altera Pinout provides easy-to-use, cost-e
AT17LV512A-10BJC ATMEL

获取价格

 		FPGA Configuration EEPROM Memory
AT17LV512A-10BJI ATMEL

获取价格

 		FPGA Configuration EEPROM Memory

与AT17LV512-10PL相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证