5秒后页面跳转
AT17LV040A-10BJC PDF预览

AT17LV040A-10BJC

更新时间: 2024-11-06 22:34:11
品牌 Logo 应用领域
爱特美尔 - ATMEL 存储可编程只读存储器电动程控只读存储器电可擦编程只读存储器
页数 文件大小 规格书
24页 218K
描述
FPGA Configuration EEPROM Memory

AT17LV040A-10BJC 数据手册

 浏览型号AT17LV040A-10BJC的Datasheet PDF文件第2页浏览型号AT17LV040A-10BJC的Datasheet PDF文件第3页浏览型号AT17LV040A-10BJC的Datasheet PDF文件第4页浏览型号AT17LV040A-10BJC的Datasheet PDF文件第5页浏览型号AT17LV040A-10BJC的Datasheet PDF文件第6页浏览型号AT17LV040A-10BJC的Datasheet PDF文件第7页 
Features  
EE Programmable 65,536 x 1-, 131,072 x 1-, 262,144 x 1-, 524,288 x 1-, 1,048,576 x 1-,  
2,097,152 x 1-, and 4,194,304 x 1-bit Serial Memories Designed to Store Configuration  
Programs for Field Programmable Gate Arrays (FPGAs)  
Supports both 3.3V and 5.0V Operating Voltage Applications  
In-System Programmable (ISP) via Two-Wire Bus  
Simple Interface to SRAM FPGAs  
Compatible with Atmel AT6000, AT40K and AT94K Devices, Altera FLEX®, APEX™  
Devices, Lucent ORCA®, Xilinx XC3000, XC4000, XC5200, Spartan®, Virtex® FPGAs  
Cascadable Read-back to Support Additional Configurations or Higher-density Arrays  
Very Low-power CMOS EEPROM Process  
FPGA  
Programmable Reset Polarity  
Available in 6 mm x 6 mm x 1 mm 8-lead LAP (Pin-compatible with 8-lead SOIC/VOIC  
Packages), 8-lead PDIP, 8-lead SOIC, 20-lead PLCC, 20-lead SOIC, 44-lead PLCC and  
44-lead TQFP Packages  
Emulation of Atmel’s AT24CXXX Serial EEPROMs  
Low-power Standby Mode  
High-reliability  
Configuration  
EEPROM  
Memory  
– Endurance: 100,000 Write Cycles  
– Data Retention: 90 Years for Industrial Parts (at 85°C) and 190 Years for  
Commercial Parts (at 70°C)  
AT17LV65  
Description  
AT17LV128  
AT17LV256  
AT17LV512  
AT17LV010  
AT17LV002  
AT17LV040  
The AT17LV series FPGA Configuration EEPROMs (Configurators) provide an easy-  
to-use, cost-effective configuration memory for Field Programmable Gate Arrays. The  
AT17LV series device is packaged in the 8-lead LAP, 8-lead PDIP, 8-lead SOIC, 20-  
lead PLCC, 20-lead SOIC, 44-lead PLCC and 44-lead TQFP, see Table 1. The  
AT17LV series Configurators uses a simple serial-access procedure to configure one  
or more FPGA devices. The user can select the polarity of the reset function by pro-  
gramming four EEPROM bytes. These devices also support a write-protection  
mechanism within its programming mode.  
The AT17LV series configurators can be programmed with industry-standard program-  
mers, Atmel’s ATDH2200E Programming Kit or Atmel’s ATDH2225 ISP Cable.  
Table 1. AT17LV Series Packages  
3.3V and 5V  
System Support  
AT17LV65/  
AT17LV128/  
AT17LV256  
AT17LV512/  
AT17LV010  
Package  
AT17LV002  
AT17LV040  
(3)  
8-lead LAP  
Yes  
Yes  
Yes  
Yes  
Yes(2)  
Yes  
Yes  
Yes  
8-lead PDIP  
8-lead SOIC  
20-lead PLCC  
20-lead SOIC  
44-lead PLCC  
44-lead TQFP  
(1)  
(1)  
(3)  
Use 8-lead LAP  
Use 8-lead LAP  
Yes  
Yes(2)  
Yes  
Yes(2)  
Yes  
Yes  
Yes  
Yes  
Notes: 1. The 8-lead LAP package has the same footprint as the 8-lead SOIC. Since an 8-  
lead SOIC package is not available for the AT17LV512/010/002 devices, it is possi-  
ble to use an 8-lead LAP package instead.  
2. The pinout for the AT17LV65/128/256 devices is not pin-for-pin compatible with the  
AT17LV512/010/002 devices.  
Rev. 2321E–CNFG–06/03  
3. Refer to the AT17Fxxx datasheet, available on the Atmel web site.  

与AT17LV040A-10BJC相关器件

型号 品牌 获取价格 描述 数据表
AT17LV040A-10BJI ATMEL

获取价格

FPGA Configuration EEPROM Memory
AT17LV040A-10CC ATMEL

获取价格

FPGA Configuration EEPROM Memory
AT17LV040A-10CI ATMEL

获取价格

FPGA Configuration EEPROM Memory
AT17LV040A-10JC ATMEL

获取价格

FPGA Configuration EEPROM Memory
AT17LV040A-10JI ATMEL

获取价格

FPGA Configuration EEPROM Memory
AT17LV040A-10NC ATMEL

获取价格

FPGA Configuration EEPROM Memory
AT17LV040A-10NI ATMEL

获取价格

FPGA Configuration EEPROM Memory
AT17LV040A-10PC ATMEL

获取价格

FPGA Configuration EEPROM Memory
AT17LV040A-10PGC ETC

获取价格

SERIAL EEPROM|CMOS|LDCC|44PIN|PLASTIC
AT17LV040A-10PGI ETC

获取价格

SERIAL EEPROM|CMOS|LDCC|44PIN|PLASTIC