5秒后页面跳转
AT17C010A-10JC PDF预览

AT17C010A-10JC

更新时间: 2024-10-25 22:39:15
品牌 Logo 应用领域
爱特美尔 - ATMEL 存储
页数 文件大小 规格书
11页 137K
描述
FPGA Serial Configuration Memories

AT17C010A-10JC 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QLCC包装说明:QCCJ, LDCC20,.4SQ
针数:20Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.51
风险等级:5.86JESD-30 代码:S-PQCC-J20
JESD-609代码:e0长度:8.9662 mm
内存密度:1048576 bit内存集成电路类型:CONFIGURATION MEMORY
内存宽度:1湿度敏感等级:2
功能数量:1端子数量:20
字数:1048576 words字数代码:1000000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:1MX1
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC20,.4SQ封装形状:SQUARE
封装形式:CHIP CARRIER并行/串行:SERIAL
峰值回流温度(摄氏度):225电源:5 V
认证状态:Not Qualified座面最大高度:4.57 mm
子类别:EEPROMs最大压摆率:0.01 mA
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:8.9662 mm
写保护:HARDWAREBase Number Matches:1

AT17C010A-10JC 数据手册

 浏览型号AT17C010A-10JC的Datasheet PDF文件第2页浏览型号AT17C010A-10JC的Datasheet PDF文件第3页浏览型号AT17C010A-10JC的Datasheet PDF文件第4页浏览型号AT17C010A-10JC的Datasheet PDF文件第5页浏览型号AT17C010A-10JC的Datasheet PDF文件第6页浏览型号AT17C010A-10JC的Datasheet PDF文件第7页 
Features  
Serial EEPROM Family for Configuring Altera FLEX 10K Devices  
Simple, Easy-to-use 4-pin Interface  
E2 Programmable 1M Bit Serial Memories Designed To Store Configuration Programs  
For Programmable Gate Arrays  
Cascadable To Support Additional Configurations or Future Higher-density Arrays  
Low-power CMOS EEPROM Process  
Programmable Reset Polarity  
Available in the Space-efficient Surface-mount PLCC Package  
In-System Programmable Via 2-Wire Bus  
Emulation of 24CXX Serial EPROMs  
Available in 3.3V ± 10% LV and 5V ± 5% C Versions  
FPGA Serial  
Configuration  
Memories  
Description  
The AT17C512/010A and AT17LV512/010A (AT17A Series) FPGA Configuration  
EEPROMs (Configurators) provide and easy-to-use, cost-effective configuration  
memory for programming Altera FLEX Field Programmable Gate Arrays, FPGA, (the  
“devices”). The AT17A Series is packaged in the popular 20-pin PLCC package. The  
AT17A Series family uses a simple serial-access procedure to configure one or more  
FPGA devices. The AT17A Series organization supplies enough memory to configure  
one or multiple smaller FPGAs. Using a special feature of the AT17A Series, the user  
can select the polarity of the reset function by programming an EEPROM byte. The  
AT17C/LV512/010A parts generate their own internal clock and can be used as a sys-  
tem “master” for loading the FPGA devices.  
AT17C512A  
AT17LV512A  
AT17C010A  
AT17LV010A  
The Atmel devices also supports a system friendly READY pin and a write protect  
mechanism. The READY pin is used to simplify system power-up considerations. The  
WP1 pin is used to protect part of the device memory during in-system programming.  
The AT17A Series can be programmed with industry standard programmers.  
Pin Configurations  
20-Pin PLCC  
DCLK  
WP1  
4
5
6
7
8
18 SER_EN  
17 NC  
NC  
16 NC  
NC  
15 READY  
14 NC  
RESET/OE  
Rev. 0974A–04/98  

与AT17C010A-10JC相关器件

型号 品牌 获取价格 描述 数据表
AT17C010A-10JI ATMEL

获取价格

FPGA Serial Configuration Memories
AT17C010A-10PC ETC

获取价格

SERIAL EEPROM|CMOS|DIP|8PIN|PLASTIC
AT17C010A-10PI ATMEL

获取价格

Configuration Memory, 1MX1, Serial, CMOS, PDIP8, 0.300 INCH, PLASTIC, DIP-8
AT17C010A-10QC ETC

获取价格

SERIAL EEPROM|CMOS|TQFP|32PIN|PLASTIC
AT17C010A-10QI ETC

获取价格

SERIAL EEPROM|CMOS|TQFP|32PIN|PLASTIC
AT17C020 ATMEL

获取价格

2-megabit FPGA Configuration EEPROM Memory
AT17C020-10JC ATMEL

获取价格

2-megabit FPGA Configuration EEPROM Memory
AT17C020-10JI ATMEL

获取价格

2-megabit FPGA Configuration EEPROM Memory
AT17C020A ATMEL

获取价格

FPGA Configuration EEPROM Memory
AT17C020A-10JC ETC

获取价格

Configuration EEPROM