Datasheet > ASM3P2870A

ASM3P2870A

更新时间： 2024-01-03 01:05:49

品牌	Logo	应用领域
ALSC		/
页数	文件大小	规格书
12页	180K
描述
Low Power Peak EMI Reducing Solution

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ASM3P2870A 数据手册

September 2005

rev 1.5

ASM3P2870A

Low Power Peak EMI Reducing Solution

Features

The ASM3P2870A uses the most efficient and optimized

modulation profile approved by the FCC and is

implemented by using a proprietary all digital method.

Generates an EMI optimized clock signal at the

output.

Integrated loop filter components.

Operates with a 3.3 / 2.5V Supply.

Operating current less than 4mA.

Low power CMOS design.

Input frequency range: 13MHz to 30MHz for 2.5V.

: 13MHz to 30MHz for 3.3V.

Generates a 1X low EMI spread spectrum clock of

the input frequency.

Frequency deviation: ±0.75% ( Typ ) @ 22MHz

Input Frequency.

The ASM3P2870A modulates the output of a single PLL

in order to “spread” the bandwidth of a synthesized clock,

and more importantly, decreases the peak amplitudes of

its harmonics. This results in significantly lower system

EMI compared to the typical narrow band signal produced

by oscillators and most frequency generators. Lowering

EMI by increasing a signal’s bandwidth is called ‘spread

spectrum clock generation’.

Applications

Available in 6-pin TSOT-23, 8-pin SOIC and 8-pin

TSSOP Packages.

The ASM3P2870A is targeted towards all portable

devices with very low power requirements like MP3

players and digital still cameras.

Product Description

The ASM3P2870A is

a versatile spread spectrum

Key Specifications

Description

Supply voltages

Cycle-to-Cycle Jitter

Output Duty Cycle

Modulation Rate Equation

Frequency Deviation

frequency modulator designed specifically for a wide

range of clock frequencies. The ASM3P2870A reduces

electromagnetic interference (EMI) at the clock source,

allowing system wide reduction of EMI of all clock

dependent signals. The ASM3P2870A allows significant

system cost savings by reducing the number of circuit

board layers ferrite beads, shielding that are traditionally

required to pass EMI regulations.

Specification

V_DD= 3.3V / 2.5V

200pS (Max)

45/55%

F_IN/640

±0.75% ( Typ ) @ 22MHz

V_DD

Block Diagram

PLL

Modulation

XIN

XOUT

Crystal

Frequency

Divider

Oscillator

Output

Divider

Phase

Loop

VCO

Detector

Filter

Feedback

Divider

REFOUT

ModOUT

V_SS

Alliance Semiconductor

2575 Augustine Drive • Santa Clara, CA • Tel: 408.855.4900 • Fax: 408.855.4999 • www.alsc.com

Notice: The information in this document is subject to change without notice.

12 3 4 5 6 7...12

中文翻译

下载PDF

与ASM3P2870A相关器件

型号	品牌	获取价格	描述	数据表
ASM3P2870A-06OR	ALSC	获取价格	Low Power Peak EMI Reducing Solution
ASM3P2870A-06OR	PULSECORE	获取价格	Clock Generator, 30MHz, CMOS, PDSO6, TSOT-23, 6 PIN
ASM3P2870A-08SR	ALSC	获取价格	Low Power Peak EMI Reducing Solution
ASM3P2870A-08SR	PULSECORE	获取价格	Clock Generator, 30MHz, CMOS, PDSO8, SOIC-8
ASM3P2870A-08ST	ALSC	获取价格	Low Power Peak EMI Reducing Solution
ASM3P2870A-08ST	PULSECORE	获取价格	30MHz, OTHER CLOCK GENERATOR, PDSO8, SOIC-8
ASM3P2870A-08TR	ALSC	获取价格	Low Power Peak EMI Reducing Solution
ASM3P2870A-08TR	PULSECORE	获取价格	Clock Generator, 30MHz, CMOS, PDSO8, TSSOP-8
ASM3P2870A-08TT	ALSC	获取价格	Low Power Peak EMI Reducing Solution
ASM3P2870A-08TT	PULSECORE	获取价格	Clock Generator, 30MHz, CMOS, PDSO8, TSSOP-8

与ASM3P2870A相关文章

MBRS340T3G手册解读：参数说明、产品特性及应用
2024-06-28

6
PMOS管背靠背连接：串联还是并联？
2024-06-28

7
高压电解电容的分类与选型策略
2024-06-28

8
数码管：基本概念、分类、技术发展及市场趋势
2024-06-27

14

产品中心

服务支持

精选活动

关于我们

帮助中心

ASM3P2870A

ASM3P2870A 数据手册

与ASM3P2870A相关器件

与ASM3P2870A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ASM3P2870A

ASM3P2870A 数据手册

与ASM3P2870A相关器件

与ASM3P2870A相关文章

您还可以找

您在本页遇到什么问题？