Datasheet > 逻辑 > 时钟驱动器> ASM2P3805AHG-20-SR

ASM2P3805AHG-20-SR

更新时间： 2024-11-06 22:05:31

品牌	Logo	应用领域
ALSC		时钟驱动器逻辑集成电路光电二极管
页数	文件大小	规格书
13页	533K
描述
3.3V CMOS Buffer Clock Driver

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ASM2P3805AHG-20-SR 数据手册

浏览型号ASM2P3805AHG-20-SR的Datasheet PDF文件第2页

浏览型号ASM2P3805AHG-20-SR的Datasheet PDF文件第3页

浏览型号ASM2P3805AHG-20-SR的Datasheet PDF文件第4页

浏览型号ASM2P3805AHG-20-SR的Datasheet PDF文件第5页

浏览型号ASM2P3805AHG-20-SR的Datasheet PDF文件第6页

浏览型号ASM2P3805AHG-20-SR的Datasheet PDF文件第7页

June 2005

rev 0.2

ASM2P3805AH

3.3V CMOS Buffer Clock Driver

Functional Description

Features

Advanced CMOS Technology

The ASM2P3805AH is a 3.3V, non-inverting clock driver

built using advanced CMOS technology. The device

consists of two banks of drivers, each with a 1:5 fanout and

its own output enable control. The device has a "heartbeat"

monitor for diagnostics and PLL driving. The MON output is

identical to all other outputs and complies with the output

specifications in this document. The ASM2P3805AH offers

low capacitance inputs.

Guaranteed low skew < 500pS (max.)

Very low duty cycle distortion < 1.0nS (max)

Very low CMOS power levels

TTL compatible inputs and outputs

Inputs can be driven from 3.3V or 5V components

Two independent output banks with 3-state control

1:5 fanout per bank

"Heartbeat" monitor output

V_CC= 3.3V ± 0.3V

The ASM2P3805AH is designed for high speed clock

distribution where signal quality and skew are critical. The

Available in SSOP, SOIC and QSOP Packages

ASM2P3805AH

also

allows

single

point-to-point

transmission line driving in applications such as address

distribution, where one signal must be distributed to

multiple receivers with low skew and high signal quality.

Block Diagram

Pin Diagram

V_CCA

V_CCB

OB₁

OA₁

OA₂

OE_A

IN_A

OB₂

OB₃

GND_B

OB₄

OB₅

MON

OE_B

IN_B

OA₃

OA₁– OA₅

GND_A

OA₄

OA₅

IN_B

OB₁– OB₅

MON

GND_Q

OE_A

OE_B

IN_A

Alliance Semiconductor

2575, Augustine Drive • Santa Clara, CA • Tel: 408.855.4900 • Fax: 408.855.4999 • www.alsc.com

Notice: The information in this document is subject to change without notice.

12 3 4 5 6 7...13

中文翻译

下载PDF

与ASM2P3805AHG-20-SR相关器件

型号	品牌	获取价格	描述	数据表
ASM2P3805AHG-20-ST	ALSC	获取价格	3.3V CMOS Buffer Clock Driver
ASM2P3805AHG-20-ST	PULSECORE	获取价格	Low Skew Clock Driver, 3805 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,
ASM2P3805DG-20-AR	ALSC	获取价格	3.3V CMOS Dual 1-To-5 Clock Driver
ASM2P3805DG-20-AT	ALSC	获取价格	3.3V CMOS Dual 1-To-5 Clock Driver
ASM2P3805DG-20-DR	ALSC	获取价格	3.3V CMOS Dual 1-To-5 Clock Driver
ASM2P3805DG-20-DT	ALSC	获取价格	3.3V CMOS Dual 1-To-5 Clock Driver
ASM2P3805E-20-AR	PULSECORE	获取价格	Low Skew Clock Driver, 3805 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,
ASM2P3805E-20-AT	PULSECORE	获取价格	Low Skew Clock Driver, 3805 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,
ASM2P3805E-20-DR	PULSECORE	获取价格	Low Skew Clock Driver, 3805 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,
ASM2P3805E-20-DT	PULSECORE	获取价格	Low Skew Clock Driver, 3805 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,