5秒后页面跳转
ASM2I99456G-32-ET PDF预览

ASM2I99456G-32-ET

更新时间: 2024-11-23 22:17:31
品牌 Logo 应用领域
ALSC 时钟驱动器逻辑集成电路
页数 文件大小 规格书
14页 553K
描述
3.3V/2.5V LVCMOS Clock Fanout Buffer

ASM2I99456G-32-ET 数据手册

 浏览型号ASM2I99456G-32-ET的Datasheet PDF文件第2页浏览型号ASM2I99456G-32-ET的Datasheet PDF文件第3页浏览型号ASM2I99456G-32-ET的Datasheet PDF文件第4页浏览型号ASM2I99456G-32-ET的Datasheet PDF文件第5页浏览型号ASM2I99456G-32-ET的Datasheet PDF文件第6页浏览型号ASM2I99456G-32-ET的Datasheet PDF文件第7页 
June 2005  
rev 0.2  
ASM2I99456  
3.3V/2.5V LVCMOS Clock Fanout Buffer  
Features  
specified for the extended temperature range of –40 to  
85°C.  
ƒ
ƒ
ƒ
ƒ
ƒ
ƒ
Configurable 10 outputs LVCMOS Clock  
distribution buffer  
Compatible to single, dual and mixed 3.3V/2.5V  
Voltage supply  
Wide range output clock frequency up to  
250MHz  
Designed for mid-range to high-performance  
telecom, networking and computer applications  
Supports high-performance differential clocking  
applications  
The ASM2I99456 is a full static design supporting clock  
frequencies up to 250 MHz. The signals are generated and  
retimed on-chip to ensure minimal skew between the three  
output banks.  
Each of the three output banks can be individually supplied  
by 2.5V or 3.3V supporting mixed voltage applications. The  
FSELx pins choose between division of the input reference  
frequency by one or two. The frequency divider can be set  
individually for each of the three output banks. The  
ASM2I99456 can be reset and the outputs are disabled by  
deasserting the MR/OE pin (logic high state). Asserting  
MR/OE will enable the outputs.  
Max. output skew of 200pS  
(150pS within one bank)  
ƒ
ƒ
ƒ
ƒ
Selectable output configurations per output bank  
Tristatable outputs  
32 LQFP and TQFP Packages  
Ambient Operating temperature range of  
-40 to 85°C  
All control inputs accept LVCMOS signals while the outputs  
provide LVCMOS compatible levels with the capability to  
drive terminated 50transmission lines. The clock input is  
low voltage PECL compatible for differential clock  
distribution support. Please consult the ASM2I99446  
specification for a full CMOS compatible device. For series  
terminated transmission lines, each of the ASM2I99456  
outputs can drive one or two traces giving the devices an  
effective fanout of 1:20. The device is packaged in a  
7x7 mm2 32-lead LQFP and TQFP Packages.  
ƒ
Pin and Function compatible to MPC9456  
Functional Description  
The ASM2I99456 is a 2.5V and 3.3V compatible 1:10 clock  
distribution buffer designed for low-Voltage mid-range to  
high-performance telecom, networking and computing  
applications. Both 3.3V, 2.5V and dual supply voltages are  
supported for mixed-voltage applications. The ASM2I99456  
offers 10 low-skew outputs and a differential LVPECL clock  
input. The outputs are configurable and support 1:1 and 1:2  
output to input frequency ratios. The ASM2I99456 is  
Alliance Semiconductor  
2575, Augustine Drive Santa Clara, CA Tel: 408.855.4900 Fax: 408.855.4999 www.alsc.com  
Notice: The information in this document is subject to change without notice.  

与ASM2I99456G-32-ET相关器件

型号 品牌 获取价格 描述 数据表
ASM2I99456G-32-LR ALSC

获取价格

3.3V/2.5V LVCMOS Clock Fanout Buffer
ASM2I99456G-32-LR PULSECORE

获取价格

3.3V/2.5V LVCMOS Clock Fanout Buffer
ASM2I99456G-32-LT PULSECORE

获取价格

3.3V/2.5V LVCMOS Clock Fanout Buffer
ASM2I99456G-32-LT ALSC

获取价格

3.3V/2.5V LVCMOS Clock Fanout Buffer
ASM2P20805A ALSC

获取价格

2.5V CMOS Dual 1-To-5 Clock Driver
ASM2P20805A-20-AR PULSECORE

获取价格

Low Skew Clock Driver, 20805 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,
ASM2P20805A-20-AR ALSC

获取价格

2.5V CMOS Dual 1-To-5 Clock Driver
ASM2P20805A-20-AT ALSC

获取价格

2.5V CMOS Dual 1-To-5 Clock Driver
ASM2P20805A-20-AT PULSECORE

获取价格

Low Skew Clock Driver, 20805 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,
ASM2P20805A-20-DR ALSC

获取价格

2.5V CMOS Dual 1-To-5 Clock Driver