Datasheet > 逻辑 > 时钟驱动器> ASM2I99448G-32-ET

ASM2I99448G-32-ET

更新时间： 2024-11-23 22:15:35

品牌	Logo	应用领域
ALSC		时钟驱动器逻辑集成电路
页数	文件大小	规格书
15页	593K
描述
3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ASM2I99448G-32-ET 数据手册

浏览型号ASM2I99448G-32-ET的Datasheet PDF文件第2页

浏览型号ASM2I99448G-32-ET的Datasheet PDF文件第3页

浏览型号ASM2I99448G-32-ET的Datasheet PDF文件第4页

浏览型号ASM2I99448G-32-ET的Datasheet PDF文件第5页

浏览型号ASM2I99448G-32-ET的Datasheet PDF文件第6页

浏览型号ASM2I99448G-32-ET的Datasheet PDF文件第7页

May 2005

rev 0.3

ASM2I99448

3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer

Features

The ASM2I99448 is specifically designed to distribute

LVCMOS compatible clock signals up to a frequency of

350MHz. Each output provides a precise copy of the input

signal with a near zero skew. The outputs buffers support

driving of 50Ω terminated transmission lines on the incident

edge: each output is capable of driving either one parallel

terminated or two series terminated transmission lines.

12 LVCMOS compatible clock outputs

Selectable LVCMOS and differential LVPECL

compatible clock inputs

Maximum clock frequency of 350MHz

Maximum clock skew of 150pS

Synchronous output stop in logic low state

eliminates output runt pulses

Two selectable, independent clock inputs are available,

providing support of LVCMOS and differential LVPECL

clock distribution systems. The ASM2I99448 CLK_STOP

control is synchronous to the falling edge of the input clock.

It allows the start and stop of the output clock signal only in

a logic low state, thus eliminating potential output runt

pulses. Applying the OE control will force the outputs into

high–impedance mode.

High–impedance output control

3.3V or 2.5V power supply

Drives up to 24 series terminated clock lines

Ambient temperature range –40°C to +85°C

32–Lead LQFP & TQFP packaging

Supports clock distribution in networking,

telecommunication and computing applications

Pin and Function compatible to MPC9448 and

MPC948

All inputs have an internal pull–up or pull–down resistor

preventing unused and open inputs from floating. The

device supports a 2.5V or 3.3V power supply and an

ambient temperature range of –40°C to +85°C. The

ASM2I99448 is pin and function compatible but

performance–enhanced to the MPC948.

Functional Description

The ASM2I99448 is a 3.3V or 2.5V compatible, 1:12 clock

fanout buffer targeted for high performance clock tree

applications. With output frequencies up to 350 MHz and

output skews less than 150 pS, the device meets the needs

of most demanding clock applications.

Alliance Semiconductor

2575, Augustine Drive • Santa Clara, CA • Tel: 408.855.4900 • Fax: 408.855.4999 • www.alsc.com

Notice: The information in this document is subject to change without notice.

12 3 4 5 6 7...15

中文翻译

下载PDF

与ASM2I99448G-32-ET相关器件

型号	品牌	获取价格	描述	数据表
ASM2I99448G-32-LR	ALSC	获取价格	3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer
ASM2I99448G-32-LT	ALSC	获取价格	3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer
ASM2I99448G-32-LT	PULSECORE	获取价格	Low Skew Clock Driver, 99448 Series, 12 True Output(s), 0 Inverted Output(s), PQFP32, GREE
ASM2I99456	ALSC	获取价格	3.3V/2.5V LVCMOS Clock Fanout Buffer
ASM2I99456	PULSECORE	获取价格	3.3V/2.5V LVCMOS Clock Fanout Buffer
ASM2I99456-32-ER	ALSC	获取价格	3.3V/2.5V LVCMOS Clock Fanout Buffer
ASM2I99456-32-ET	ALSC	获取价格	3.3V/2.5V LVCMOS Clock Fanout Buffer
ASM2I99456-32-LR	ALSC	获取价格	3.3V/2.5V LVCMOS Clock Fanout Buffer
ASM2I99456-32-LT	ALSC	获取价格	3.3V/2.5V LVCMOS Clock Fanout Buffer
ASM2I99456G-32-ER	ALSC	获取价格	3.3V/2.5V LVCMOS Clock Fanout Buffer

与ASM2I99448G-32-ET相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

39
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

31
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

59
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

55

产品中心

服务支持

精选活动

关于我们

帮助中心

ASM2I99448G-32-ET

ASM2I99448G-32-ET 数据手册

与ASM2I99448G-32-ET相关器件

与ASM2I99448G-32-ET相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ASM2I99448G-32-ET

ASM2I99448G-32-ET 数据手册

与ASM2I99448G-32-ET相关器件

与ASM2I99448G-32-ET相关文章

您还可以找

您在本页遇到什么问题？