Datasheet > 逻辑 > 时钟驱动器> ASM2I3805DG-20-DT

ASM2I3805DG-20-DT

更新时间： 2024-11-26 22:11:55

品牌	Logo	应用领域
ALSC		时钟驱动器逻辑集成电路光电二极管
页数	文件大小	规格书
12页	500K
描述
3.3V CMOS Dual 1-To-5 Clock Driver

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ASM2I3805DG-20-DT 数据手册

浏览型号ASM2I3805DG-20-DT的Datasheet PDF文件第2页

浏览型号ASM2I3805DG-20-DT的Datasheet PDF文件第3页

浏览型号ASM2I3805DG-20-DT的Datasheet PDF文件第4页

浏览型号ASM2I3805DG-20-DT的Datasheet PDF文件第5页

浏览型号ASM2I3805DG-20-DT的Datasheet PDF文件第6页

浏览型号ASM2I3805DG-20-DT的Datasheet PDF文件第7页

June 2005

rev 0.2

ASM2P3805X

3.3V CMOS Dual 1-To-5 Clock Driver

Functional Description

Features

Advanced CMOS Technology

The ASM2P3805X is a 3.3V clock driver built using

advanced CMOS technology. The device consists of two

banks of drivers, each with a 1:5 fanout and its own output

enable control. The device has a "heartbeat" monitor for

diagnostics and PLL driving. The MON output is identical to

all other outputs and complies with the output specifications

in this document. The ASM2P3805X offers low capacitance

inputs. The ASM2P3805X is designed for high speed clock

distribution where signal quality and skew are critical. The

ASM2P3805X also allows single point-to-point transmission

line driving in applications such as address distribution,

where one signal must be distributed to multiple receivers

with low skew and high signal quality.

Guaranteed low skew < 200pS (max)

Very low propagation delay < 2.5nS (max)

Very low duty cycle distortion < 270pS (max)

Very low CMOS power levels

Operating frequency up to 166MHz

TTL compatible inputs and outputs

Inputs can be driven from 3.3V or 5V components

Two independent output banks with 3-state control

1:5 fanout per bank

ASM2P3805X

Where X =D for 133MHz Operation

X =E for 166MHz Operation

"Heartbeat" monitor output

V_CC= 3.3V ± 0.3V

Available in SSOP and QSOP Packages

Pin Diagram

Block Diagram

V_CCA

V_CCB

OB₁

OE_A

IN_A

OA₁

OA₂

OA₁– OA₅

OB₂

OB₃

GND_B

OB₄

OB₅

MON

OE_B

IN_B

OA₃

GND_A

OA₄

IN_B

OB₁– OB₅

MON

OA₅

OE_B

GND_Q

OE_A

IN_A

Alliance Semiconductor

2575, Augustine Drive • Santa Clara, CA • Tel: 408.855.4900 • Fax: 408.855.4999 • www.alsc.com

Notice: The information in this document is subject to change without notice.

12 3 4 5 6 7...12

中文翻译

下载PDF

与ASM2I3805DG-20-DT相关器件

型号	品牌	获取价格	描述	数据表
ASM2I3805E-20-AR	PULSECORE	获取价格	Low Skew Clock Driver, 3805 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,
ASM2I3805E-20-AT	PULSECORE	获取价格	Low Skew Clock Driver, 3805 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,
ASM2I3805E-20-DR	PULSECORE	获取价格	Low Skew Clock Driver, 3805 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,
ASM2I3805E-20-DT	PULSECORE	获取价格	Low Skew Clock Driver, 3805 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,
ASM2I3805EG-20-AR	ALSC	获取价格	3.3V CMOS Dual 1-To-5 Clock Driver
ASM2I3805EG-20-AT	ALSC	获取价格	3.3V CMOS Dual 1-To-5 Clock Driver
ASM2I3805EG-20-AT	PULSECORE	获取价格	Low Skew Clock Driver, 3805 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,
ASM2I3805EG-20-DR	ALSC	获取价格	3.3V CMOS Dual 1-To-5 Clock Driver
ASM2I3805EG-20-DT	ALSC	获取价格	3.3V CMOS Dual 1-To-5 Clock Driver
ASM2I3807AG-20-AR	ALSC	获取价格	3.3V CMOS 1-TO-10 CLOCK DRIVER

与ASM2I3805DG-20-DT相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

46
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

34
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

63
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

59

产品中心

服务支持

精选活动

关于我们

帮助中心

ASM2I3805DG-20-DT

ASM2I3805DG-20-DT 数据手册

与ASM2I3805DG-20-DT相关器件

与ASM2I3805DG-20-DT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ASM2I3805DG-20-DT

ASM2I3805DG-20-DT 数据手册

与ASM2I3805DG-20-DT相关器件

与ASM2I3805DG-20-DT相关文章

您还可以找

您在本页遇到什么问题？