5秒后页面跳转
ASM2I3805DG-20-AT PDF预览

ASM2I3805DG-20-AT

更新时间: 2024-01-27 12:26:37
品牌 Logo 应用领域
ALSC 时钟驱动器
页数 文件大小 规格书
12页 500K
描述
3.3V CMOS Dual 1-To-5 Clock Driver

ASM2I3805DG-20-AT 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:GREEN, QSOP-20Reach Compliance Code:unknown
风险等级:5.64Is Samacsys:N
系列:3805输入调节:STANDARD
JESD-30 代码:R-PDSO-G20JESD-609代码:e3/e6
长度:8.65 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
功能数量:2反相输出次数:
端子数量:20实输出次数:5
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):3 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.27 ns座面最大高度:1.73 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:MATTE TIN/TIN BISMUTH端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:3.9 mm
Base Number Matches:1

ASM2I3805DG-20-AT 数据手册

 浏览型号ASM2I3805DG-20-AT的Datasheet PDF文件第2页浏览型号ASM2I3805DG-20-AT的Datasheet PDF文件第3页浏览型号ASM2I3805DG-20-AT的Datasheet PDF文件第4页浏览型号ASM2I3805DG-20-AT的Datasheet PDF文件第5页浏览型号ASM2I3805DG-20-AT的Datasheet PDF文件第6页浏览型号ASM2I3805DG-20-AT的Datasheet PDF文件第7页 
June 2005  
rev 0.2  
ASM2P3805X  
3.3V CMOS Dual 1-To-5 Clock Driver  
Functional Description  
Features  
ƒ
ƒ
ƒ
ƒ
ƒ
ƒ
ƒ
ƒ
ƒ
ƒ
ƒ
Advanced CMOS Technology  
The ASM2P3805X is a 3.3V clock driver built using  
advanced CMOS technology. The device consists of two  
banks of drivers, each with a 1:5 fanout and its own output  
enable control. The device has a "heartbeat" monitor for  
diagnostics and PLL driving. The MON output is identical to  
all other outputs and complies with the output specifications  
in this document. The ASM2P3805X offers low capacitance  
inputs. The ASM2P3805X is designed for high speed clock  
distribution where signal quality and skew are critical. The  
ASM2P3805X also allows single point-to-point transmission  
line driving in applications such as address distribution,  
where one signal must be distributed to multiple receivers  
with low skew and high signal quality.  
Guaranteed low skew < 200pS (max)  
Very low propagation delay < 2.5nS (max)  
Very low duty cycle distortion < 270pS (max)  
Very low CMOS power levels  
Operating frequency up to 166MHz  
TTL compatible inputs and outputs  
Inputs can be driven from 3.3V or 5V components  
Two independent output banks with 3-state control  
1:5 fanout per bank  
ASM2P3805X  
Where X =D for 133MHz Operation  
X =E for 166MHz Operation  
ƒ
ƒ
ƒ
"Heartbeat" monitor output  
VCC = 3.3V ± 0.3V  
Available in SSOP and QSOP Packages  
Pin Diagram  
Block Diagram  
VCCA  
VCCB  
OB1  
1
2
20  
19  
OEA  
INA  
OA1  
OA2  
5
A
S
M
2
OA1 – OA5  
OB2  
OB3  
GNDB  
OB4  
OB5  
MON  
OEB  
INB  
3
4
18  
17  
16  
15  
OA3  
GNDA  
OA4  
5
P
3
5
6
7
INB  
OB1 – OB5  
MON  
8
OA5  
0
14  
OEB  
5
GNDQ  
OEA  
8
13  
12  
11  
X
9
INA  
10  
Alliance Semiconductor  
2575, Augustine Drive Santa Clara, CA Tel: 408.855.4900 Fax: 408.855.4999 www.alsc.com  
Notice: The information in this document is subject to change without notice.  

与ASM2I3805DG-20-AT相关器件

型号 品牌 获取价格 描述 数据表
ASM2I3805DG-20-DR ALSC

获取价格

3.3V CMOS Dual 1-To-5 Clock Driver
ASM2I3805DG-20-DT ALSC

获取价格

3.3V CMOS Dual 1-To-5 Clock Driver
ASM2I3805E-20-AR PULSECORE

获取价格

Low Skew Clock Driver, 3805 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,
ASM2I3805E-20-AT PULSECORE

获取价格

Low Skew Clock Driver, 3805 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,
ASM2I3805E-20-DR PULSECORE

获取价格

Low Skew Clock Driver, 3805 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,
ASM2I3805E-20-DT PULSECORE

获取价格

Low Skew Clock Driver, 3805 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,
ASM2I3805EG-20-AR ALSC

获取价格

3.3V CMOS Dual 1-To-5 Clock Driver
ASM2I3805EG-20-AT ALSC

获取价格

3.3V CMOS Dual 1-To-5 Clock Driver
ASM2I3805EG-20-AT PULSECORE

获取价格

Low Skew Clock Driver, 3805 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,
ASM2I3805EG-20-DR ALSC

获取价格

3.3V CMOS Dual 1-To-5 Clock Driver