5秒后页面跳转
ASM2I3805AHG-20-AT PDF预览

ASM2I3805AHG-20-AT

更新时间: 2024-01-23 12:06:09
品牌 Logo 应用领域
ALSC 时钟驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
13页 533K
描述
3.3V CMOS Buffer Clock Driver

ASM2I3805AHG-20-AT 技术参数

是否Rohs认证:符合生命周期:Transferred
零件包装代码:SOIC包装说明:SOP,
针数:20Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.51
Is Samacsys:N系列:3805
输入调节:SCHMITT TRIGGERJESD-30 代码:R-PDSO-G20
JESD-609代码:e3长度:12.8 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER功能数量:2
反相输出次数:端子数量:20
实输出次数:5最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):250传播延迟(tpd):5.2 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.6 ns
座面最大高度:2.65 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:7.5 mmBase Number Matches:1

ASM2I3805AHG-20-AT 数据手册

 浏览型号ASM2I3805AHG-20-AT的Datasheet PDF文件第2页浏览型号ASM2I3805AHG-20-AT的Datasheet PDF文件第3页浏览型号ASM2I3805AHG-20-AT的Datasheet PDF文件第4页浏览型号ASM2I3805AHG-20-AT的Datasheet PDF文件第5页浏览型号ASM2I3805AHG-20-AT的Datasheet PDF文件第6页浏览型号ASM2I3805AHG-20-AT的Datasheet PDF文件第7页 
June 2005  
rev 0.2  
ASM2P3805AH  
3.3V CMOS Buffer Clock Driver  
Functional Description  
Features  
ƒ
ƒ
ƒ
ƒ
ƒ
ƒ
ƒ
ƒ
ƒ
ƒ
ƒ
Advanced CMOS Technology  
The ASM2P3805AH is a 3.3V, non-inverting clock driver  
built using advanced CMOS technology. The device  
consists of two banks of drivers, each with a 1:5 fanout and  
its own output enable control. The device has a "heartbeat"  
monitor for diagnostics and PLL driving. The MON output is  
identical to all other outputs and complies with the output  
specifications in this document. The ASM2P3805AH offers  
low capacitance inputs.  
Guaranteed low skew < 500pS (max.)  
Very low duty cycle distortion < 1.0nS (max)  
Very low CMOS power levels  
TTL compatible inputs and outputs  
Inputs can be driven from 3.3V or 5V components  
Two independent output banks with 3-state control  
1:5 fanout per bank  
"Heartbeat" monitor output  
VCC = 3.3V ± 0.3V  
The ASM2P3805AH is designed for high speed clock  
distribution where signal quality and skew are critical. The  
Available in SSOP, SOIC and QSOP Packages  
ASM2P3805AH  
also  
allows  
single  
point-to-point  
transmission line driving in applications such as address  
distribution, where one signal must be distributed to  
multiple receivers with low skew and high signal quality.  
Block Diagram  
Pin Diagram  
VCCA  
VCCB  
OB1  
1
2
20  
19  
OA1  
OA2  
A
S
M
2
OEA  
INA  
OB2  
OB3  
GNDB  
OB4  
OB5  
MON  
OEB  
INB  
3
4
18  
17  
16  
15  
5
OA3  
OA1 – OA5  
GNDA  
OA4  
5
3
8
6
7
0
OA5  
5
14  
5
INB  
OB1 – OB5  
MON  
A
H
GNDQ  
OEA  
8
13  
12  
11  
OEB  
9
INA  
10  
Alliance Semiconductor  
2575, Augustine Drive Santa Clara, CA Tel: 408.855.4900 Fax: 408.855.4999 www.alsc.com  
Notice: The information in this document is subject to change without notice.  

与ASM2I3805AHG-20-AT相关器件

型号 品牌 获取价格 描述 数据表
ASM2I3805AHG-20-DR ALSC

获取价格

3.3V CMOS Buffer Clock Driver
ASM2I3805AHG-20-DT ALSC

获取价格

3.3V CMOS Buffer Clock Driver
ASM2I3805AHG-20-DT PULSECORE

获取价格

Low Skew Clock Driver, 3805 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,
ASM2I3805AHG-20-SR ALSC

获取价格

3.3V CMOS Buffer Clock Driver
ASM2I3805AHG-20-ST ALSC

获取价格

3.3V CMOS Buffer Clock Driver
ASM2I3805AHG-20-ST PULSECORE

获取价格

Low Skew Clock Driver, 3805 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,
ASM2I3805DG-20-AR ALSC

获取价格

3.3V CMOS Dual 1-To-5 Clock Driver
ASM2I3805DG-20-AT ALSC

获取价格

3.3V CMOS Dual 1-To-5 Clock Driver
ASM2I3805DG-20-DR ALSC

获取价格

3.3V CMOS Dual 1-To-5 Clock Driver
ASM2I3805DG-20-DT ALSC

获取价格

3.3V CMOS Dual 1-To-5 Clock Driver