5秒后页面跳转
ASM2I20807AG-20-AR PDF预览

ASM2I20807AG-20-AR

更新时间: 2024-02-01 16:16:36
品牌 Logo 应用领域
ALSC 时钟驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
11页 466K
描述
2.5V CMOS 1-TO-10 CLOCK DRIVER

ASM2I20807AG-20-AR 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:GREEN, QSOP-20Reach Compliance Code:unknown
风险等级:5.68Is Samacsys:N
系列:20807输入调节:STANDARD
JESD-30 代码:R-PDSO-G20JESD-609代码:e3/e6
长度:8.65 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:20实输出次数:10
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):3.5 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.15 ns
座面最大高度:1.73 mm最大供电电压 (Vsup):2.7 V
最小供电电压 (Vsup):2.3 V标称供电电压 (Vsup):2.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:MATTE TIN/TIN BISMUTH
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:3.9 mmBase Number Matches:1

ASM2I20807AG-20-AR 数据手册

 浏览型号ASM2I20807AG-20-AR的Datasheet PDF文件第2页浏览型号ASM2I20807AG-20-AR的Datasheet PDF文件第3页浏览型号ASM2I20807AG-20-AR的Datasheet PDF文件第4页浏览型号ASM2I20807AG-20-AR的Datasheet PDF文件第5页浏览型号ASM2I20807AG-20-AR的Datasheet PDF文件第6页浏览型号ASM2I20807AG-20-AR的Datasheet PDF文件第7页 
June 2005  
rev 0.2  
ASM2P20807A  
2.5V CMOS 1-TO-10 CLOCK DRIVER  
Product Description  
Features  
• High frequency > 150MHz  
The ASM2P20807A is a 2.5V compatible, high speed, low  
noise, 1:10 fanout, non-inverting clock buffer. The large  
fanout from a single input reduces loading on the preceding  
driver and provides an efficient clock distribution network.  
• Guaranteed low skew < 150pS (max.) between any two  
outputs  
• Very low duty cycle distortion < 300pS  
• High speed: propagation delay < 3nS  
• Very low CMOS power levels  
• TTL compatible inputs and outputs  
• 1:10 fanout  
Providing output to output skew as low as 150pS, the  
ASM20807A is an ideal clock distribution device for  
synchronous systems. Multiple power and grounds reduce  
noise. Typical applications are clock and signal distribution.  
• Maximum output rise and fall time < 1.25nS (max.)  
• Low input capacitance: 3pF (typ)  
• 2.5V Supply Voltage  
• Available in SSOP and QSOP Packages  
Block Diagram  
O1  
O2  
O3  
O4  
O5  
IN  
O6  
O7  
O8  
O9  
O10  
Alliance Semiconductor  
2575, Augustine Drive Santa Clara, CA Tel: 408.855.4900 Fax: 408.855.4999 www.alsc.com  
Notice: The information in this document is subject to change without notice.  

与ASM2I20807AG-20-AR相关器件

型号 品牌 描述 获取价格 数据表
ASM2I20807AG-20-AT ALSC 2.5V CMOS 1-TO-10 CLOCK DRIVER

获取价格

ASM2I20807AG-20-AT PULSECORE Low Skew Clock Driver, 20807 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, PDSO20

获取价格

ASM2I20807AG-20-DR ALSC 2.5V CMOS 1-TO-10 CLOCK DRIVER

获取价格

ASM2I20807AG-20-DR PULSECORE Low Skew Clock Driver, 20807 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, PDSO20

获取价格

ASM2I20807AG-20-DT ALSC 2.5V CMOS 1-TO-10 CLOCK DRIVER

获取价格

ASM2I20807AG-20-DT PULSECORE Low Skew Clock Driver, 20807 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, PDSO20

获取价格