Datasheet > 微控制器和处理器 > 数字信号处理器> ASDP-21060CWZ-133

ASDP-21060CWZ-133

更新时间： 2024-11-06 12:31:39

品牌	Logo	应用领域
亚德诺 - ADI		微控制器和处理器外围集成电路数字信号处理器时钟
页数	文件大小	规格书
64页	817K
描述
SHARC Processor

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ASDP-21060CWZ-133 数据手册

浏览型号ASDP-21060CWZ-133的Datasheet PDF文件第2页

浏览型号ASDP-21060CWZ-133的Datasheet PDF文件第3页

浏览型号ASDP-21060CWZ-133的Datasheet PDF文件第4页

浏览型号ASDP-21060CWZ-133的Datasheet PDF文件第5页

浏览型号ASDP-21060CWZ-133的Datasheet PDF文件第6页

浏览型号ASDP-21060CWZ-133的Datasheet PDF文件第7页

SHARC Processor

ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC

SUMMARY

KEY FEATURES—PROCESSOR CORE

High performance signal processor for communications,

graphics and imaging applications

40 MIPS, 25 ns instruction rate, single-cycle instruction

execution

Super Harvard Architecture

4 independent buses for dual data fetch, instruction fetch,

and nonintrusive I/O

120 MFLOPS peak, 80 MFLOPS sustained performance

Dual data address generators with modulo and bit-reverse

addressing)

32-bit IEEE floating-point computation units—multiplier,

ALU, and shifter

Efficient program sequencing with zero-overhead looping:

Single-cycle loop setup

Dual-ported on-chip SRAM and integrated I/O peripherals—a

complete system-on-a-chip

IEEE JTAG Standard 1149.1 Test Access Port and on-chip

emulation

Integrated multiprocessing features

240-lead thermally enhanced MQFP_PQ4 package, 225-ball

plastic ball grid array (PBGA), 240-lead hermetic CQFP

package

32-bit single-precision and 40-bit extended-precision IEEE

floating-point data formats or 32-bit fixed-point data

format

RoHS compliant packages

CORE PROCESSOR

DUAL-PORTED SRAM

INSTRUCTION

TIMER

JTAG

TWO INDEPENDENT

DUAL-PORTED BLOCKS

CACHE

TEST AND

EMULATION

32 ꢀ 48-BIT

PROCESSOR PORT

ADDR DATA

ADDR

I/O PORT

ADDR

DATA

DAG1

DAG2

PROGRAM

SEQUENCER

8 ꢀ 4 ꢀ 32 8 ꢀ 4 ꢀ 24

EXTERNAL

PORT

IOD

IOA

PM ADDRESS BUS

ADDR BUS

MUX

DM ADDRESS BUS

MULTIPROCESSOR

INTERFACE

40/32

PM DATA BUS

DM DATA BUS

BUS

CONNECT

(PX)

DATA BUS

MUX

HOST PORT

DATA

FILE

DMA

CONTROLLER

IOP

REGISTERS

(MEMORY

MAPPED)

SERIAL PORTS

(2)

BARREL

SHIFTER

16 ꢀ 40-BIT

MULT

ALU

CONTROL,

STATUS AND

DATA BUFFERS

LINK PORTS

(6)

I/O PROCESSOR

Figure 1. Functional Block Diagram

SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.

Rev. F

Information furnished by Analog Devices is believed to be accurate and reliable.

However, no responsibility is assumed by Analog Devices for its use, nor for any

infringements of patents or other rights of third parties that may result from its use.

Specifications subject to change without notice. No license is granted by implication

or otherwise under any patent or patent rights of Analog Devices. Trademarks and

registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.

Tel : 781.329.4700

Fax: 781.461.3113

www.analog.com

12 3 4 5 6 7...64

中文翻译

下载PDF

与ASDP-21060CWZ-133相关器件

型号	品牌	获取价格	描述	数据表
ASDP-21060CWZ-160	ADI	获取价格	SHARC Processor
ASDP-21060CZ-133	ADI	获取价格	SHARC Processor
ASDP-21060CZ-160	ADI	获取价格	SHARC Processor
ASDP-21060CZ-1601	ADI	获取价格	SHARC Processor
ASDP-21060CZZ-133	ADI	获取价格	SHARC Processor
ASDP-21060CZZ-160	ADI	获取价格	SHARC Processor
ASDP-21060LCW-133	ADI	获取价格	SHARC Processor
ASDP-21060LCW-160	ADI	获取价格	SHARC Processor
ASDP-21060LCWZ-160	ADI	获取价格	SHARC Processor
ASDP-21365BBC-1AA	ADI	获取价格	SHARC Processor

与ASDP-21060CWZ-133相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

12
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

33

产品中心

服务支持

精选活动

关于我们

帮助中心

ASDP-21060CWZ-133

ASDP-21060CWZ-133 数据手册

与ASDP-21060CWZ-133相关器件

与ASDP-21060CWZ-133相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ASDP-21060CWZ-133

ASDP-21060CWZ-133 数据手册

与ASDP-21060CWZ-133相关器件

与ASDP-21060CWZ-133相关文章

您还可以找

您在本页遇到什么问题？