January 2005
AS7C4096
AS7C34096
®
5V/3.3V 512K × 8 CMOS SRAM
Features
• AS7C4096 (5V version)
• Low power consumption: STANDBY
- 110 mW (AS7C4096) / max CMOS
- 72 mW (AS7C34096) / max CMOS
• Equal access and cycle times
• AS7C34096 (3.3V version)
• Industrial and commercial temperature
• Organization: 524,288 words × 8 bits
• Center power and ground pins
• High speed
- 10/12/15/20 ns address access time
- 5/6/7/8 ns output enable access time
• Low power consumption: ACTIVE
- 1375 mW (AS7C4096) / max @ 12 ns
- 576 mW (AS7C34096) / max @ 10 ns
• Easy memory expansion with CE
• TTL-compatible, three-state I/O
• JEDEC standard packages
- 400 mil 36-pin SOJ
, OE inputs
- 44-pin TSOP 2
• ESD protection ≥ 2000 volts
• Latch-up current ≥ 100 mA
Logic block diagram
Pin arrangements
VCC
36-pin SOJ (400 mil)
44-pin TSOP 2
GND
Input buffer
NC
NC
A0
A1
A2
A3
A4
CE
NC
NC
NC
A18
1
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A0
A1
A2
A3
A4
CE
1
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
NC
2
2
A18
A17
A16
A15
OE
3
A0
A1
A2
3
4
4
I/O1
I/O8
A17
A16
A15
OE
5
5
6
524,288 × 8
A3
6
7
I/O1
I/O2
VCC
7
I/O8
A4
8
Array
(4,194,304)
8
I/O7
GND
VCC
I/O1
I/O2
VCC
I/O8
I/O7
9
A5
9
10
11
12
13
14
15
16
17
18
19
20
21
22
A6
A7
A8
A9
GND
I/O3
I/O4
WE
A5
10
11
12
13
14
15
16
17
18
GND
I/O6
I/O5
A14
A13
A12
A11
A10
NC
VCC
GND
I/O3
I/O4
WE
A5
I/O6
I/O5
A14
A13
A12
A11
A10
NC
A6
Column decoder
WE
OE
CE
A7
A6
Control
Circuit
A8
A7
A9
A8
A9
NC
NC
NC
NC
Selection guide
–10
10
5
–12
12
–15
15
–20
Unit
ns
Maximum address access time
20
8
Maximum outputenable access time
6
7
ns
AS7C4096
AS7C34096
AS7C4096
AS7C34096
–
250
130
20
220
110
20
180
100
20
mA
mA
mA
mA
Maximum operating current
160
–
Maximum CMOS standby current
20
20
20
20
1/13/05; v.1.9
Alliance Semiconductor
P. 1 of 9
Copyright © Alliance Semiconductor. All rights reserved.