5秒后页面跳转
AS7C33256NTD32A-100TQIN PDF预览

AS7C33256NTD32A-100TQIN

更新时间: 2024-11-03 20:55:19
品牌 Logo 应用领域
ALSC 时钟ISM频段静态存储器内存集成电路
页数 文件大小 规格书
15页 322K
描述
ZBT SRAM, 256KX32, 12ns, CMOS, PQFP100, 14 X 20 MM, LEAD FREE, TQFP-100

AS7C33256NTD32A-100TQIN 数据手册

 浏览型号AS7C33256NTD32A-100TQIN的Datasheet PDF文件第2页浏览型号AS7C33256NTD32A-100TQIN的Datasheet PDF文件第3页浏览型号AS7C33256NTD32A-100TQIN的Datasheet PDF文件第4页浏览型号AS7C33256NTD32A-100TQIN的Datasheet PDF文件第5页浏览型号AS7C33256NTD32A-100TQIN的Datasheet PDF文件第6页浏览型号AS7C33256NTD32A-100TQIN的Datasheet PDF文件第7页 
AS7C33256NTD32A  
AS7C33256NTD36A  
April 2004  
®
3.3V 256K×32/36 SRAM with NTDTM  
Features  
• Organization: 262,144 words × 32 or 36 bits  
• NTD™1 architecture for efficient bus operation  
• Fast clock speeds to 166 MHz in LVTTL/LVCMOS  
• Fast clock to data access: 3.5/3.8/4/5 ns  
• Fast OE access time: 3.5/3.8/4/5 ns  
• Asynchronous output enable control  
• Available in 100-pin TQFP  
• Byte write enables  
• Clock enable for operation hold  
• Multiple chip enables for easy expansion  
• 3.3 core power supply  
• Fully synchronous operation  
• Flow-through or pipelined mode  
• 2.5V or 3.3V I/O operation with separate VDDQ  
• 30 mW typical standby power  
• Self-timed write cycles  
• Interleaved or linear burst modes  
• Snooze mode for standby operation  
1. NTD is a trademark of Alliance Semiconductor Corporation. All  
trademarks mentioned in this document are the property of their respective  
owners.  
Logic Block Diagram  
18  
18  
Q
DAddress  
register  
Burst logic  
A[17:0]  
CLK  
D
Q
CE0  
CE1  
CE2  
Write delay  
addr. registers  
CLK  
18  
R/W  
BWa  
BWb  
BWc  
Control  
logic  
CLK  
BWd  
256K x 32/36  
SRAM  
ADV / LD  
FT  
LBO  
ZZ  
CLK  
Array  
36/32  
36/32  
Data  
DATA [a:d]  
Q
D Input  
Register  
CLK  
36/32  
36/32  
36/32  
CLK  
CEN  
CLK  
Output  
Register  
OE  
36/32  
DATA [a:d]  
OE  
Selection Guide  
-166  
6
-150  
6.7  
-133  
7.5  
133  
4
-100  
10  
Units  
ns  
Minimum cycle time  
Maximum pipelined clock frequency  
Maximum pipelined clock access time  
Maximum operating current  
166  
3.5  
475  
130  
30  
150  
3.8  
100  
5
MHz  
ns  
425  
110  
30  
400  
100  
30  
300  
90  
mA  
mA  
mA  
Maximum standby current  
Maximum CMOS standby current (DC)  
30  
4/13/04, v. 2.0  
Alliance Semiconductor  
P. 1 of 15  
Copyright © Alliance Semiconductor. All rights reserved.  

与AS7C33256NTD32A-100TQIN相关器件

型号 品牌 获取价格 描述 数据表
AS7C33256NTD32A-133BC ISSI

获取价格

ZBT SRAM, 256KX32, 10ns, CMOS, PBGA119, 14 X 20 MM, BGA-119
AS7C33256NTD32A-133BI ISSI

获取价格

ZBT SRAM, 256KX32, 10ns, CMOS, PBGA119, 14 X 20 MM, BGA-119
AS7C33256NTD32A-133TQC ALSC

获取价格

3.3V 256K x 2/36 Pipelined burst Synchronous SRAM with NTD
AS7C33256NTD32A-133TQC ISSI

获取价格

ZBT SRAM, 256KX32, 4.2ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100
AS7C33256NTD32A-133TQCN ALSC

获取价格

3.3V 256K x 2/36 Pipelined burst Synchronous SRAM with NTD
AS7C33256NTD32A-133TQCN ISSI

获取价格

ZBT SRAM, 256KX32, 4.2ns, CMOS, PQFP100, 14 X 20 MM, LEAD FREE, TQFP-100
AS7C33256NTD32A-133TQI ALSC

获取价格

3.3V 256K x 2/36 Pipelined burst Synchronous SRAM with NTD
AS7C33256NTD32A-133TQI ISSI

获取价格

ZBT SRAM, 256KX32, 4.2ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100
AS7C33256NTD32A-133TQIN ISSI

获取价格

ZBT SRAM, 256KX32, 4.2ns, CMOS, PQFP100, 14 X 20 MM, LEAD FREE, TQFP-100
AS7C33256NTD32A-133TQIN ALSC

获取价格

3.3V 256K x 2/36 Pipelined burst Synchronous SRAM with NTD