5秒后页面跳转
AS7C331MPFS32A-133BIN PDF预览

AS7C331MPFS32A-133BIN

更新时间: 2024-11-03 18:23:35
品牌 Logo 应用领域
ALSC 时钟ISM频段静态存储器内存集成电路
页数 文件大小 规格书
27页 638K
描述
Standard SRAM, 1MX32, 3.8ns, CMOS, PBGA165, LEAD FREE, BGA-165

AS7C331MPFS32A-133BIN 数据手册

 浏览型号AS7C331MPFS32A-133BIN的Datasheet PDF文件第2页浏览型号AS7C331MPFS32A-133BIN的Datasheet PDF文件第3页浏览型号AS7C331MPFS32A-133BIN的Datasheet PDF文件第4页浏览型号AS7C331MPFS32A-133BIN的Datasheet PDF文件第5页浏览型号AS7C331MPFS32A-133BIN的Datasheet PDF文件第6页浏览型号AS7C331MPFS32A-133BIN的Datasheet PDF文件第7页 
November 2004  
AS7C331MPFS32A  
AS7C331MPFS36A  
®
3.3V 1M × 32/36 pipelined burst synchronous SRAM  
Features  
• 3.3V core power supply  
• Organization: 1,048,576 words × 32 or 36 bits  
• Fast clock speeds to 200 MHz  
• Fast clock to data access: 3.1/3.5/3.8 ns  
• Fast OE access time: 3.1/3.5/3.8 ns  
• Fully synchronous register-to-register operation  
• Single-cycle deselect  
• Asynchronous output enable control  
• Available in 100-pin TQFP and 165-ball BGA packages  
• Individual byte write and global write  
• Multiple chip enables for easy expansion  
• 2.5V or 3.3V I/O operation with separate V  
• Linear or interleaved burst control  
• Snooze mode for reduced power-standby  
• Common data inputs and data outputs  
• Boundary Scan using IEEE 1149.1 JTAG function is avail-  
able in 165 Ball BGA Package only.  
DDQ  
Logic block diagram  
LBO  
CLK  
ADV  
ADSC  
ADSP  
CLK  
CE  
CLR  
Q0  
Burst logic  
1M × 32/36  
Q1  
Memory  
array  
2
2
D
CE  
CLK  
Q
A[19:0]  
Address  
20  
20  
18  
20  
register  
32/36  
32/36  
GWE  
BWE  
BWd  
D
Q
DQd  
Byte write  
registers  
CLK  
D
Q
DQc  
Byte write  
registers  
BWc  
BWb  
CLK  
D
Q
DQb  
Byte write  
registers  
CLK  
D
Q
DQa  
Byte write  
registers  
4
BWa  
CLK  
CE0  
CE1  
OE  
Output  
registers  
D
Q
Q
CE2  
Input  
registers  
CLK  
Enable  
register  
CE  
CLK  
CLK  
D
Enable  
Power  
down  
delay  
register  
CLK  
ZZ  
32/36  
DQ[a:d]  
OE  
Selection guide  
-200  
-166  
-133  
7.5  
Units  
ns  
Minimum cycle time  
5
6
Maximum clock frequency  
Maximum clock access time  
Maximum operating current  
Maximum standby current  
200  
3.1  
450  
170  
90  
166  
3.5  
400  
150  
90  
133  
3.8  
MHz  
ns  
350  
140  
90  
mA  
mA  
mA  
Maximum CMOS standby current (DC)  
11/29/04, v.2.8  
Alliance Semiconductor  
1 of 27  
Copyright © Alliance Semiconductor. All rights reserved.  

与AS7C331MPFS32A-133BIN相关器件

型号 品牌 获取价格 描述 数据表
AS7C331MPFS32A-133TQC ALSC

获取价格

3.3V 1M x 32/36 pipelined burst synchronous SRAM
AS7C331MPFS32A-133TQCN ALSC

获取价格

3.3V 1M x 32/36 pipelined burst synchronous SRAM
AS7C331MPFS32A-133TQI ALSC

获取价格

3.3V 1M x 32/36 pipelined burst synchronous SRAM
AS7C331MPFS32A-133TQIN ALSC

获取价格

3.3V 1M x 32/36 pipelined burst synchronous SRAM
AS7C331MPFS32A-166BIN ALSC

获取价格

Standard SRAM, 1MX32, 3.5ns, CMOS, PBGA165, LEAD FREE, BGA-165
AS7C331MPFS32A-166TQC ALSC

获取价格

3.3V 1M x 32/36 pipelined burst synchronous SRAM
AS7C331MPFS32A-166TQCN ALSC

获取价格

3.3V 1M x 32/36 pipelined burst synchronous SRAM
AS7C331MPFS32A-166TQI ALSC

获取价格

3.3V 1M x 32/36 pipelined burst synchronous SRAM
AS7C331MPFS32A-166TQIN ALSC

获取价格

3.3V 1M x 32/36 pipelined burst synchronous SRAM
AS7C331MPFS32A-200TQC ALSC

获取价格

3.3V 1M x 32/36 pipelined burst synchronous SRAM