Datasheet > AS7C331MPFD32A-167TQIN

AS7C331MPFD32A-167TQIN

更新时间： 2024-11-03 19:56:07

品牌	Logo	应用领域
ALSC		ISM频段静态存储器内存集成电路
页数	文件大小	规格书
23页	580K
描述
Standard SRAM, 1MX32, 3.4ns, CMOS, PQFP100, 14 X 20 MM, LEAD FREE, TQFP-100

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AS7C331MPFD32A-167TQIN 数据手册

浏览型号AS7C331MPFD32A-167TQIN的Datasheet PDF文件第2页

浏览型号AS7C331MPFD32A-167TQIN的Datasheet PDF文件第3页

浏览型号AS7C331MPFD32A-167TQIN的Datasheet PDF文件第4页

浏览型号AS7C331MPFD32A-167TQIN的Datasheet PDF文件第5页

浏览型号AS7C331MPFD32A-167TQIN的Datasheet PDF文件第6页

浏览型号AS7C331MPFD32A-167TQIN的Datasheet PDF文件第7页

April 2004

AS7C331MPFD32A

AS7C331MPFD36A

3.3V 1M × 32/36 pipelined burst synchronous SRAM

Features

• 2.5V or 3.3V I/O operation with separate V

• Linear or interleaved burst control

• Snooze mode for reduced power-standby

• Common data inputs and data outputs

• Organization: 1,048,576 words × 32 or 36 bits

• Fast clock speeds to 200 MHz in LVTTL/LVCMOS

• Fast clock to data access: 3.1/3.4/3.8 ns

• Fast OE access time: 3.1/3.4/3.8 ns

• Fully synchronous register-to-register operation

• Dual-cycle deselect

DDQ

• Boundary scan using IEEE 1149.1 JTAG function

• NTD™ pipelined architecture available

(AS7C332MNTD18A, AS7C331MNTD32A/

AS7C331MNTD36A)

- Single-cycle deselect also available (AS7C332MPFS18A,

AS7C331MPFS32A/ AS7C331MPFS36A)

• Asynchronous output enable control

• Available in 100-pin TQFP and 165-ball BGA packages

• Byte write enables

1 NTD™ is a trademark of Alliance Semiconductor Corporation. All

trademarks mentioned in this document are the property of their

respective owners.

• Multiple chip enables for easy expansion

• 3.3V core power supply

Logic block diagram

LBO

CLK

ADV

ADSC

ADSP

CLK

CLR

Burst logic

1M × 32/36

Memory

array

CLK

A[19:0]

Address

32/36

GWE

BWE

BW_d

DQ_d

Byte write

registers

CLK

DQ_c

Byte write

registers

BW_c

BW_b

CLK

DQ_b

Byte write

registers

CLK

DQ_a

Byte write

registers

BW_a

CLK

CE0

CE1

Output

registers

CE2

Input

registers

CLK

Enable

CLK

Enable

Power

down

delay

CLK

32/36

DQ[a:d]

Selection guide

-200

-167

-133

7.5

Units

Minimum cycle time

Maximum clock frequency

Maximum clock access time

Maximum operating current

Maximum standby current

200

3.1

400

120

167

3.4

350

110

133

3.8

MHz

325

100

Maximum CMOS standby current (DC)

4/26/04, v.1.0

Alliance Semiconductor

1 of 23

12 3 4 5 6 7...23

中文翻译

下载PDF

与AS7C331MPFD32A-167TQIN相关器件

型号	品牌	获取价格	描述	数据表
AS7C331MPFD32A-200BIN	ALSC	获取价格	Standard SRAM, 1MX32, 3.1ns, CMOS, PBGA165, LEAD FREE, BGA-165
AS7C331MPFD32A-200TQC	ALSC	获取价格	3.3V 1M x 32/36 pipelined burst synchronous SRAM
AS7C331MPFD32A-200TQCN	ALSC	获取价格	3.3V 1M x 32/36 pipelined burst synchronous SRAM
AS7C331MPFD32A-200TQCN	ISSI	获取价格	Standard SRAM, 1MX32, 3.1ns, CMOS, PQFP100, 14 X 20 MM, LEAD FREE, TQFP-100
AS7C331MPFD32A-200TQI	ALSC	获取价格	3.3V 1M x 32/36 pipelined burst synchronous SRAM
AS7C331MPFD32A-200TQI	ISSI	获取价格	Standard SRAM, 1MX32, 3.1ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100
AS7C331MPFD32A-200TQIN	ALSC	获取价格	3.3V 1M x 32/36 pipelined burst synchronous SRAM
AS7C331MPFD32A-200TQIN	ISSI	获取价格	Standard SRAM, 1MX32, 3.1ns, CMOS, PQFP100, 14 X 20 MM, LEAD FREE, TQFP-100
AS7C331MPFD36A-133TQC	ALSC	获取价格	3.3V 1M x 32/36 pipelined burst synchronous SRAM
AS7C331MPFD36A-133TQC	ISSI	获取价格	Standard SRAM, 1MX36, 3.8ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100

与AS7C331MPFD32A-167TQIN相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

10
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

4
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

26
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

25

产品中心

服务支持

精选活动

关于我们

帮助中心

AS7C331MPFD32A-167TQIN

AS7C331MPFD32A-167TQIN 数据手册

与AS7C331MPFD32A-167TQIN相关器件

与AS7C331MPFD32A-167TQIN相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AS7C331MPFD32A-167TQIN

AS7C331MPFD32A-167TQIN 数据手册

与AS7C331MPFD32A-167TQIN相关器件

与AS7C331MPFD32A-167TQIN相关文章

您还可以找

您在本页遇到什么问题？