High Performance
32K×8
AS7C256
AS7C256L
CMOS SRAM
32K×8 CMOS SRAM (Common I/O)
FEATURES
•
•
Organization: 32,768 words × 8 bits
• Equal access and cycle times
• Easy memory expansion with CE and OE inputs
• TTL-compatible, three-state I/O
High speed
– 10/12/15/20/25/35 ns address access time
– 3/3/4/5/6/8 ns output enable access time
• 28-pin JEDEC standard packages
•
Low power consumption
– 300 mil PDIP and SOJ
Socket compatible with 7C512 and 7C1024
– Active:
660 mW max (10 ns cycle)
– 330 mil SOIC
– Standby:
11 mW max, CMOS I/O
2.75 mW max, CMOS I/O, L version
– 8×13.4 TSOP
– Very low DC component in active power
2.0V data retention (L version)
• ESD protection > 2000 volts
• Latch-up current > 200 mA
•
LOGIC BLOCK DIAGRAM
PIN ARRANGEMENT
DIP, SOJ, SOIC
A14
A12
A7
A6
A5
A4
A3
A2
A1
1
2
3
4
5
6
7
8
28
27
26
25
24
23
22
21
20
19
18
Vcc
WE
A13
A8
A9
A11
OE
Vcc
GND
INPUT BUFFER
A10
CE
9
A0
A1
A2
A3
A4
A5
I/O7
I/O0
A0
10
11
12
13
14
I/O7
I/O6
I/O5
I/O4
I/O3
I/O0
I/O1
I/O2
GND
256×128×8
ARRAY
17
16
15
(262,144)
A6
A14
OE
A11
A9
22
23
24
25
26
27
28
1
2
3
4
5
A10
CE
21
TSOP 8×13.4
20
19
18
17
16
15
14
13
12
WE
OE
CE
I/O7
I/O6
I/O5
I/O4
I/O3
COLUMN DECODER
CONTROL
CIRCUIT
A8
A13
WE
Vcc
A
7
A
8
A
9
A A A A
10 11 12 13
AS7C256
A14
A12
A7
A6
A5
GND
I/O2
I/O1
I/O0
A0
11
10
9
AS7C256-01
AS7C256-02
6
7
A4
A3
A1
A2
8
SELECTION GUIDE
7C256-10 7C256-12 7C256-15 7C256-20 7C256-25 7C256-35 Unit
Maximum Address Access Time
Maximum Output Enable Access Time
Maximum Operating Current
10
3
12
3
15
4
20
5
25
6
35
8
ns
ns
120
2.0
0.5
115
2.0
0.5
110
2.0
0.5
100
2.0
0.5
90
2.0
0.5
80
2.0
0.5
mA
mA
mA
Maximum CMOS Standby Current
L
ALLIANCE SEMICONDUCTOR