5秒后页面跳转
AS7C252MPFD18A-167TQCN PDF预览

AS7C252MPFD18A-167TQCN

更新时间: 2024-11-27 15:43:19
品牌 Logo 应用领域
ALSC 时钟ISM频段静态存储器内存集成电路
页数 文件大小 规格书
22页 559K
描述
Standard SRAM, 2MX18, 3.4ns, CMOS, PQFP100, 14 X 20 MM, LEAD FREE, TQFP-100

AS7C252MPFD18A-167TQCN 数据手册

 浏览型号AS7C252MPFD18A-167TQCN的Datasheet PDF文件第2页浏览型号AS7C252MPFD18A-167TQCN的Datasheet PDF文件第3页浏览型号AS7C252MPFD18A-167TQCN的Datasheet PDF文件第4页浏览型号AS7C252MPFD18A-167TQCN的Datasheet PDF文件第5页浏览型号AS7C252MPFD18A-167TQCN的Datasheet PDF文件第6页浏览型号AS7C252MPFD18A-167TQCN的Datasheet PDF文件第7页 
April 2004  
AS7C252MPFD18A  
®
2.5V 2M × 18 pipelined burst synchronous SRAM  
Features  
• 2.5V core power supply  
• Linear or interleaved burst control  
• Organization: 2,097,152 words × 18 bits  
• Fast clock speeds to 200 MHz in LVTTL/LVCMOS  
• Fast clock to data access: 3.1/3.4/3.8 ns  
• Fast OE access time: 3.1/3.4/3.8 ns  
• Fully synchronous register-to-register operation  
• Dual-cycle deselect  
• Snooze mode for reduced power-standby  
• Common data inputs and data outputs  
• Boundary scan using IEEE 1149.1 JTAG function  
1
• NTD™ pipelined architecture available  
(AS7C252MNTD18A, AS7C251MNTD32A/  
AS7C251MNTD36A)  
- Single-cycle deselect also available (AS7C252MPFS18A,  
AS7C251MPFS32A/AS7C251MPFS36A)  
• Asynchronous output enable control  
• Available in 100-pin TQFP and 165-ball BGA packages  
• Individual byte write and global write  
• Multiple chip enables for easy expansion  
1 NTD™ is a trademark of Alliance Semiconductor Corporation. All  
trademarks mentioned in this document are the property of their  
respective owners.  
Logic block diagram  
LBO  
CLK  
CLK  
CS  
CLR  
ADV  
ADSC  
ADSP  
Burst logic  
2M x 18  
Memory  
array  
21 19  
21  
21  
Q
D
A[20:0]  
Address  
CS  
register  
CLK  
18  
18  
2
GWE  
BWb  
D
DQb  
Q
Byte Write  
registers  
BWE  
BWa  
CLK  
D
Q
DQa  
Byte Write  
registers  
CLK  
CE0  
CE1  
OE  
Output  
registers  
D
Q
Q
Input  
registers  
Enable  
register  
CE  
CLK  
CE2  
CLK  
CLK  
D
Enable  
delay  
register  
CLK  
Power  
down  
ZZ  
OE  
18  
DQ[a,b]  
Selection guide  
-200  
-167  
-133  
7.5  
Units  
ns  
Minimum cycle time  
5
6
Maximum clock frequency  
Maximum clock access time  
Maximum operating current  
Maximum standby current  
200  
3.1  
400  
120  
70  
167  
3.4  
350  
110  
70  
133  
3.8  
MHz  
ns  
325  
100  
70  
mA  
mA  
mA  
Maximum CMOS standby current (DC)  
4/26/04, v.1.0  
Alliance Semiconductor  
1 of 22  
Copyright © Alliance Semiconductor. All rights reserved.  

与AS7C252MPFD18A-167TQCN相关器件

型号 品牌 获取价格 描述 数据表
AS7C252MPFD18A-167TQIN ALSC

获取价格

Standard SRAM, 2MX18, 3.4ns, CMOS, PQFP100, 14 X 20 MM, LEAD FREE, TQFP-100
AS7C252MPFD18A-200TQC ALSC

获取价格

2.5V 2M x 18 pipelined burst synchronous SRAM
AS7C252MPFD18A-200TQCN ALSC

获取价格

2.5V 2M x 18 pipelined burst synchronous SRAM
AS7C252MPFD18A-200TQI ALSC

获取价格

2.5V 2M x 18 pipelined burst synchronous SRAM
AS7C252MPFD18A-200TQI ISSI

获取价格

Standard SRAM, 2MX18, 3.1ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100
AS7C252MPFD18A-200TQIN ALSC

获取价格

2.5V 2M x 18 pipelined burst synchronous SRAM
AS7C252MPFS18A ALSC

获取价格

2.5V 2M x 18 pipelined burst synchronous SRAM
AS7C252MPFS18A-133TQC ALSC

获取价格

2.5V 2M x 18 pipelined burst synchronous SRAM
AS7C252MPFS18A-133TQCN ALSC

获取价格

2.5V 2M x 18 pipelined burst synchronous SRAM
AS7C252MPFS18A-133TQI ALSC

获取价格

2.5V 2M x 18 pipelined burst synchronous SRAM