5秒后页面跳转
AS7C251MPFD18A-133BIN PDF预览

AS7C251MPFD18A-133BIN

更新时间: 2024-11-29 19:43:23
品牌 Logo 应用领域
ALSC 时钟ISM频段静态存储器内存集成电路
页数 文件大小 规格书
23页 584K
描述
Standard SRAM, 1MX18, 3.8ns, CMOS, PBGA165, LEAD FREE, BGA-165

AS7C251MPFD18A-133BIN 数据手册

 浏览型号AS7C251MPFD18A-133BIN的Datasheet PDF文件第2页浏览型号AS7C251MPFD18A-133BIN的Datasheet PDF文件第3页浏览型号AS7C251MPFD18A-133BIN的Datasheet PDF文件第4页浏览型号AS7C251MPFD18A-133BIN的Datasheet PDF文件第5页浏览型号AS7C251MPFD18A-133BIN的Datasheet PDF文件第6页浏览型号AS7C251MPFD18A-133BIN的Datasheet PDF文件第7页 
March 2004  
AS7C251MPFD18A  
®
2.5V 1M x 18 pipelined burst synchronous SRAM  
Features  
• Multiple chip enables for easy expansion  
• 2.5V core power supply  
NTD™1 pipelined architecture available  
(AS7C251MNTD18A, AS7C25512NTD32A/  
AS7C25512NTD36A)  
• Organization: 1,048,576 x18 bits  
• Fast clock speeds to 166 MHz in LVTTL/LVCMOS  
• Fast clock to data access: 3.5/3.8 ns  
• Fast OE access time: 3.5/3.8 ns  
• Fully synchronous register-to-register operation  
• Boundary scan using IEEE 1149.1 JTAG function  
Dual-cycle deselect  
Single-cycle deselect also available  
(AS7C251MPFS18A  
)
• Asynchronous output enable control  
• Available 100-pin TQFP and 165-ball BGA packages  
• Byte write enables  
1 NTD™ is a trademark of Alliance Semiconductor Corporation. All  
trademarks mentioned in this document are the property of their respective  
owners.  
Logic block diagram  
LBO  
CLK  
ADV  
CLK  
CS  
CLR  
ADSC  
ADSP  
Burst logic  
20 18  
1M x 18  
Memory  
array  
20  
20  
Q
D
A[19:0]  
Address  
CS register  
CLK  
18  
18  
2
GWE  
BWb  
D
Q
BytDeQWb rite  
registers  
BWE  
BWa  
CLK  
D
Q
BytDeQWa rite  
registers  
CLK  
CE0  
CE1  
CE2  
OE  
Q
DEnable  
Input  
Output  
registers  
register  
registers  
CE  
CLK  
CLK  
CLK  
Q
DEnable  
Power  
delay  
ZZ  
down  
register  
CLK  
OE  
18  
DQ[a,b]  
Selection guide  
-166  
6
-133  
7.5  
133  
3.8  
270  
75  
Units  
ns  
Minimum cycle time  
Maximum clock frequency  
Maximum clock access time  
Maximum operating current  
Maximum standby current  
Maximum CMOS standby current (DC)  
166  
3.5  
290  
85  
MHz  
ns  
mA  
mA  
mA  
40  
40  
3/25/04, v. 1.0  
Alliance Semiconductor  
1 of 23  
Copyright © Alliance Semiconductor. All rights reserved.  

与AS7C251MPFD18A-133BIN相关器件

型号 品牌 获取价格 描述 数据表
AS7C251MPFD18A-133TQC ALSC

获取价格

2.5V 1M x 18 pipelined burst synchronous SRAM
AS7C251MPFD18A-133TQCN ALSC

获取价格

2.5V 1M x 18 pipelined burst synchronous SRAM
AS7C251MPFD18A-133TQI ALSC

获取价格

2.5V 1M x 18 pipelined burst synchronous SRAM
AS7C251MPFD18A-133TQIN ALSC

获取价格

2.5V 1M x 18 pipelined burst synchronous SRAM
AS7C251MPFD18A-166TQC ALSC

获取价格

2.5V 1M x 18 pipelined burst synchronous SRAM
AS7C251MPFD18A-166TQCN ALSC

获取价格

2.5V 1M x 18 pipelined burst synchronous SRAM
AS7C251MPFD18A-166TQI ALSC

获取价格

2.5V 1M x 18 pipelined burst synchronous SRAM
AS7C251MPFD18A-166TQIN ALSC

获取价格

2.5V 1M x 18 pipelined burst synchronous SRAM
AS7C251MPFD32A ALSC

获取价格

2.5V 1M x 32/36 pipelined burst synchronous SRAM
AS7C251MPFD32A-133BCN ALSC

获取价格

Standard SRAM, 1MX32, 3.8ns, CMOS, PBGA165, LEAD FREE, BGA-165