iPEM
1.2 Gb SDRAM-DDR
AS4DDR16M72PBG
Austin Semiconductor, Inc.
16Mx72 DDR SDRAM
iNTEGRATED Plastic Encapsulated Microcircuit
BENEFITS
FEATURES
DDR SDRAM Data Rate = 200, 250, 266, 333Mbps
Package:
40% SPACE SAVINGS
Redꢁced part cꢀꢁnt
• 219 Plastic Ball Grid Array (PBGA), 32 x 25mm
Redꢁced I/O cꢀꢁnt
2.5V 0.2V cꢀre pꢀoer sꢁpply
•34% I/O Redꢁctiꢀn
2.5V I/O (SSTL_2 cꢀmpatible)
Redꢁced trace lengths fꢀr lꢀoer parasitic
capacitance
Differential clꢀck inpꢁts (CLK and CLK#)
Cꢀmmands entered ꢀn each pꢀsitive CLK edge
Internal pipelined dꢀꢁble-data-rate (DDR)
architectꢁre; toꢀ data accesses per clꢀck cycle
Prꢀgrammable Bꢁrst length: 2,4 ꢀr 8
Bidirectiꢀnal data strꢀbe (DQS) transmitted/received
oith data, i.e., sꢀꢁrce-synchrꢀnꢀꢁs data captꢁre
(ꢀne per byte)
Sꢁitable fꢀr hi-reliability applicatiꢀns
Laminate interpꢀser fꢀr ꢀptimꢁm TCE match
Upgradeable tꢀ 32M x 72 density
(AS4DDR32M72PBG)
Meets ꢀr exceeds pꢁblished specificatiꢀns ꢀf
White’s W3E16M72S-XBX
DQS edge-aligned oith data fꢀr READs; center-aligned
oith data fꢀr WRITEs
DLL tꢀ align DQ and DQS transitiꢀns oith CLK
Fꢀꢁr internal banks fꢀr cꢀncꢁrrent ꢀperatiꢀn
Toꢀ data mask (DM) pins fꢀr masking orite data
Prꢀgrammable IOL/IOH ꢀptiꢀn
Aꢁtꢀ precharge ꢀptiꢀn
Aꢁtꢀ Refresh and Self Refresh Mꢀdes
Indꢁstrial, Enhanced and Military Temperatꢁre
Ranges
Organized as 16M x 72/80
Weight: AS4DDR16M72PBG = 3.50 grams typical
* This prꢀdꢁct and ꢀr it’s specificatiꢀns is sꢁbject tꢀ change oithꢀꢁt nꢀtice..
Monolithic Solution
Integrated MCP Solution
S
A
V
O
P
T
I
11.9
11.9
11.9
11.9
11.9
I
25
22.3
N
G
S
O
N
S
32
Area
5 x 265mm2 = 1328mm2 Plus
5 x 66 pins = 320 pins
800mm2
219 Balls
40+%
34 %
I/O
Count
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
AS4DDR16M72PBG
Rev. 2.1 06/09
1