March 2001
AS4C4M4EOQ
AS4C4M4E1Q
®
4M ✕ 4 CMOS QuadCAS DRAM (EDO) family
Features
• Organization: 4,194,304 words × 4 bits
AS4C4M4E1Q
• High speed
- RAS-only and hidden refresh or CAS-before-RAS refresh
or self-refresh
• TTL-compatible
• 4 separate CAS pins allow for separate I/O operation
• JEDEC standard package
- 50/60 ns RAS access time
- 25/30 ns column address access time
- 12/15 ns CAS access time
• Low power consumption
- Active: 495 mW max
- 300 mil, 28-pin SOJ
- Standby: 5.5 mW max, CMOS I/O
• Extended data out
- 300 mil, 28-pin TSOP
• 5V power supply
• Refresh
• Latch-up current ≥ 200 mA
• ESD protection ≥ 2000 mV
- 4096 refresh cycles, 64 ms refresh interval for
4C4M4EOQ
- 2048 refresh cycles, 32 ms refresh interval for
Pin arrangement
Pin designation
Pin(s)
A0 to A11
RAS
Description
SOJ
TSOP
Address inputs
Row address strobe
Column address strobe
Write enable
Input/output
Output enable
Power
VCC
GND
I/O3
I/O2
CAS3
OE
A9
CAS2
NC
A8
A7
A6
A5
VCC
GND
I/O3
I/O2
CAS3
OE
1
2
3
4
5
6
28
27
26
25
24
23
22
21
1
2
3
4
5
6
28
27
26
25
24
23
I/O0
I/O1
WE
I/O0
I/O1
WE
CAS
RAS
RAS
*NC/A11
CAS0
*NC/A11
CAS0
A9
WE
CAS2
NC
A8
A7
A6
A5
A4
GND
7
8
9
10
11
12
13
14
7
8
22
21
CAS1
A10
CAS1
A10
I/O0 to I/O3
OE
9
20
19
18
17
16
15
20
19
18
17
16
15
10
11
12
13
14
A0
A1
A2
A3
VCC
A0
A1
A2
A3
VCC
VCC
A4
GND
GND
Ground
NC
No Connection
* NC on 2K refresh version; A11 on 4K refresh version
Selection guide
Symbol
tRAC
tCAA
tCAC
tOEA
tRC
4C4M4EOQ/E1Q-50
4C4M4EOQ/E1-60
Unit
ns
Maximum RAS access time
50
25
12
13
85
20
110
1.0
60
Maximum column address access time
Maximum CAS access time
30
ns
15
ns
Maximum output enable (OE) access time
Minimum read or write cycle time
Minimum hyper page mode cycle time
Maximum operating current
15
ns
100
24
ns
tPC
ns
ICC1
ICC5
100
1.0
mA
mA
Maximum CMOS standby current
3/22/01; v.1.0
Alliance Semiconductor
P. 1 of 16
Copyright © Alliance Semiconductor. All rights reserved.