Datasheet
AS1160/AS1161
20MHz - 66MHz, 10-Bit Bus, IEEE 1149.1 (JTAG)
Compliant LVDS Serializer/Deserializer
1 General Description
2 Key Features
ꢀ
Serial Bus LVDS Data Rate: 660 Mbps @ 66MHz
Clock
The AS1160 (serializer) is designed to convert 10-bit
wide parallel LVCMOS/LVTTL data bus signals into a
single high-speed LVDS serial data stream with clock.
The AS1161 (deserializer) transforms the high-speed
LVDS serial data stream back into a 10-bit wide parallel
data bus with recovered parallel clock.
ꢀ
ꢀ
ꢀ
ꢀ
ꢀ
ꢀ
10-bit Parallel Interface
Synchronization Mode and Lock Indicator
Programmable Edge Trigger on Clock
High Impedance on Rx Inputs during Poweroff
Bus LVDS Serial Output Load: 28Ω
Both devices are compliant with IEEE 1149.1 Standard
Test Access Port and Boundary Scan Architecture
(including the defined boundary-scan test logic and test
access port consisting of Test Data Input, Test Data Out,
and Test Mode Select, Test Clock, and Test Reset).
IEEE 1149.1 (JTAG) Compliant and At-Speed BIST
Test Mode
ꢀ
Clock Recovery from PLL Lock to Random Data
Patterns
The devices also feature an at-speed BIST mode which
allows the interconnects between the serializer and
deserializer to be verified at-speed.
ꢀ
ꢀ
Guaranteed Transition each Data Transfer Cycle
Chipset (Tx + Rx) Power Consumption: < 500 mW
@ 66MHz
The single differential-pair data-path makes PCB design
easier, and reduced cable/PCB-trace count and connec-
tor size significantly reduce cost. Since one output trans-
mits clock and data bits serially, clock-to-data and data-
to-data skew are eliminated.
ꢀ
Single Differential-Pair eliminates Multi-Channel
Skew
ꢀ
ꢀ
Flow-Through Pinout for Simple PCB Layout
Small CTBGA 49-bumps Package
Powerdown mode reduces supply current when both
devices are idle.
Both devices are available in a CTBGA 49-bumps pin
package.
3 Applications
The devices are ideal for cellular phone base stations,
add drop muxes, digital cross-connects. DSLAMs, net-
workswitches and routers or backplane interconnect.
Figure 1. Block Diagrams
10
10
Input
Latch
Parallel-
to-Serial
DO+
DO-
Parallel-
to-Serial
Output
Latch
RI+
RI-
DIN0:9
ROUT0:9
TCKR/FN
LVDS
TCLK
REFCLK
REN
PLL
Timing &
Control
Timing &
Control
PLL
DEN
LOCKN
SYNC1
SYNC2
Clock
Recovery
RCLK
AS1160
AS1161
RCKR/FN
TDI
TDO
TMS
TCK
TDI
IEEE 1149.1
Test Access
Port
IEEE 1149.1
Test Access
Port
TDO
TMS
TCK
TRSTN
TRSTN
www.austriamicrosystems.com/Interfaces-LVDS/AS1160_61
Revision 1.01
1 - 29
5秒后页面跳转
全球首块英伟达H200交付 黄仁勋“送货上门”
常用8脚开关电源芯片型号大全
74HC04芯片引脚图及功能、应用电路图讲解
CR6842芯片参数、引脚配置、应用电路图详解
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
