Product Brief
AGR18125E
125 W, 1.805 GHz—1.880 GHz, LDMOS RF Power Transistor
Table 1. Thermal Characteristics
Introduction
Parameter
Thermal Resistance,
Junction to Case:
AGR18125EU
Sym
Value
Unit
The AGR18125E is a 125 W, 26 V, N-channel gold-
metallized, laterally diffused metal oxide semicon-
ductor (LDMOS) RF power field effect transistor
(FET) suitable for global system for mobile communi-
cation (GSM), enhanced data for global evolution
(EDGE), and multicarrier class AB power amplifier
applications. This device is manufactured using
advanced LDMOS technology offering state-of-the-
art performance and reliability. It is packaged in an
industry-standard package and is capable of deliver-
ing a minimum output power of 125 W which makes
it ideally suited for today’s RF power amplifier appli-
cations.
Rı JC
Rı JC
0.5
0.5
°C/W
°C/W
AGR18125EF
Table 2. Absolute Maximum Ratings*
Parameter
Drain-source Voltage
Gate-source Voltage
Total Dissipation at TC = 25 °C:
AGR18125EU
Sym Value Unit
65 Vdc
VGS –0.5, 15 Vdc
VDSS
PD
PD
350
350
W
W
AGR18125EF
Derate Above 25 °C:
AGR18125EU
AGR18125EF
—
—
2.0
2.0
W/°C
W/°C
Operating Junction Tempera-
ture
TJ
200
°C
AGR18125EU (unflanged)
AGR18125EF (flanged)
Storage Temperature Range
TSTG –65, 150 °C
* Stresses in excess of the absolute maximum ratings can cause
permanent damage to the device. These are absolute stress rat-
ings only. Functional operation of the device is not implied at
these or any other conditions in excess of those given in the
operational sections of the data sheet. Exposure to absolute
maximum ratings for extended periods can adversely affect
device reliability.
Figure 1. Available Packages
Features
Typical performance ratings for GSM EDGE
(f = 1.840 GHz, POUT = 50 W)
— Modulation spectrum:
@ ± 400 kHz = –60 dBc.
@ ± 600 kHz = –72 dBc.
Typical performance over entire digital communi-
cation system (DCS) band:
Table 3. ESD Rating*
AGR18125E
HBM
Minimum (V)
Class
1B
A
500
50
1500
MM
CDM
4
— P1dB: 125 W typical (typ).
— Power gain: @ P1dB = 13.5 dB.
— Efficiency: @ P1dB = 50% typ.
— Return loss: –10 dB.
High-reliability, gold-metallization process.
Low hot carrier injection (HCI) induced bias drift
over 20 years.
* Although electrostatic discharge (ESD) protection circuitry has
been designed into this device, proper precautions must be
taken to avoid exposure to ESD and electrical overstress (EOS)
PEAK Devices
during all handling, assembly, and test operations. Agere
employs a human-body model (HBM), a machine model (MM),
and a charged-device model (CDM) qualification requirement in
order to determine ESD-susceptibility limits and protection
design evaluation. ESD voltage thresholds are dependent on the
circuit parameters used in each of the models, as defined by
JEDEC's JESD22-A114B (HBM), JESD22-A115A (MM), and
JESD22-C101A (CDM) standards.
Internally matched.
Caution: MOS devices are susceptible to damage from elec-
trostatic charge. Reasonable precautions in han-
dling and packaging MOS devices should be
observed.
High gain, efficiency, and linearity.
Integrated ESD protection.
125 W minimum output power.
Device can withstand 10:1 voltage standing wave
ratio (VSWR) at 28 Vdc, 1.840 GHz, 125 W contin-
uous wave (CW) output power.
Large signal impedance parameters available.