4:1 HDMI/DVI Switch with Equalization,
DDC/CEC Buffers and EDID Replication
ADV3002
FUNCTIONAL BLOCK DIAGRAM
FEATURES
4 inputs, 1 output HDMI/DVI links
8 kV ESD protection on input pins
SEL[1:0] TX_EN
RESETB
SERIAL
PARALLEL
ADV3002
AVCC
AVEE
I2C_SDA
I2C_SCL
I2C_ADDR[1:0]
CONFIG
INTERFACE
CONTROL
LOGIC
HDMI 1.3a receive and transmit compliant
Supports 250 Mbps to 2.25 Gbps data rates and beyond
Supports 25 MHz to 225 MHz pixel clocks and beyond
Fully buffered unidirectional inputs/outputs
Switchable 50 Ω on-chip input terminations with manual
or automatic control on channel switch
Equalized inputs with low added jitter compensate for
more than 20 meters of HDMI cable at 2.25 Gbps
Loss of signal (LOS) detect circuit on TMDS clock
Output disable feature for reduced power dissipation
Bidirectional DDC buffers (SDA and SCL)
2
AVCC
AVCC
LOS
+
–
+
–
4
4
+
–
+
–
IN_x_CLK+
IN_x_CLK–
OUT_CLK+
OUT_CLK–
IN_x_DATA2+
IN_x_DATA2–
IN_x_DATA1+
IN_x_DATA1–
IN_x_DATA0+
IN_x_DATA0–
OUT_DATA2+
OUT_DATA2–
OUT_DATA1+
OUT_DATA1–
OUT_DATA0+
OUT_DATA0–
4
SWITCH
CORE
+
–
+
–
+
–
+
–
4
4
EQ
4
4
TMDS
AVCC
AVCC
DDC_xxx_A
DDC_xxx_B
DDC_xxx_C
DDC_xxx_D
2
2
2
2
2
SWITCH
CORE
DDC_SCL_COM,
DDC_SDA_COM
EDID replication reduces component count, while enabling
simultaneous access to all HDMI sources
3.3V
3.3V
5 V combiner provides power to EDID replicator and CEC
buffer when local system power is off
Bidirectional buffered CEC line with integrated pull-up
resistors (26 kΩ)
Hot plug detect pulse low on channel switch with
programmable pulse width or direct manual control
Standards compatible: HDMI, DVI, HDCP, I2C
80-lead, 14 mm × 14 mm LQFP RoHS-compliant package
CEC_IN
CEC_OUT
DDC/CEC
BIDIRECTIONAL
EDID_ENABLE
REPLICATOR
CONTROL
2
EDID_SCL,
EDID_SDA
EDID
P5V_A
P5V_B
P5V_C
P5V_D
5V
AMUXVCC
COMBINER
EDID EEPROM INTERFACE
HPD_A
HPD_B
HPD_C
HPD_D
APPLICATIONS
Advanced television (HDTV) sets
Projectors
HPD
CONTROL
HOT PLUG DETECT
A/V receivers
Set-top boxes
Figure 1.
GENERAL DESCRIPTION
PRODUCT HIGHLIGHTS
The ADV3002 is a complete HDMI™/DVI link switch featuring
equalized transition minimized differential signaling (TMDS)
inputs, ideal for systems with long cable runs. The ADV3002
includes bidirectional buffering for the DDC bus and CEC line,
with integrated pull-up resistors for the CEC line. Additionally,
the ADV3002 includes an EDID replication function that enables
one EDID EEPROM to be shared for all four HDMI ports.
1. Input cable equalizer enables use of long cables at the
input. For a 24 AWG cable, the ADV3002 compensates for
more than 20 m at data rates up to 2.25 Gbps.
2. Auxiliary multiplexer isolates and buffers the DDC bus and
the CEC line, increasing total system capacitance limit.
3. EDID replication eliminates the need for multiple EDID
EEPROMs. EDID can be loaded from a single external
EEPROM or from a system microcontroller.
The ADV3002 is provided in a space-saving, 80-lead LQFP
surface-mount Pb-free plastic package and is specified to
operate over the 0°C to 85°C temperature range.
4. 5 V power combiner powers the EDID replicator and CEC
buffer when local system power is off.
5. Integrated hot plug detect pulse low on channel switch
with programmable pulse width or direct manual control.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks arethe property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
www.analog.com
©2008 Analog Devices, Inc. All rights reserved.
5秒后页面跳转
英伟达新AI芯片Rubin或提前半年亮相
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
三星深化印度制造布局，供应链本地化进程加速
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
