Ultra Low Power ARM Cortex-M4F MCU
with Integrated Power Management
ADuCM4050
Data Sheet
Digital peripherals
FEATURES
3 SPI interfaces to enable glueless interface to sensors,
radios, and converters
EEMBC ULPMark™-CP score (3 V): 189
Ultra low power active and hibernate modes
Active mode dynamic current: 41 µA/MHz (typical)
Flexi mode: 400 µA (typical)
Hibernate mode: 0.65 µA (typical)
Shutdown mode: 50 nA (typical)
Shutdown mode (fast wake-up): 0.20 µA (typical)
ARM Cortex-M4F processor at 52 MHz with FPU, MPU, ITM
with SWD interface
Power management
Single-supply operation (connected to VBAT pins): 1.74 V to
3.6 V
1 I2C and 2 UART peripheral interfaces
SPORT for natively interfacing with converters and radios
Programmable GPIOs (44 in LFCSP and 51 in WLCSP)
3 general-purpose timers with PWM support
RGB timer for driving RGB LED
RTC0 for time keeping
RTC1 with SensorStrobe and time stamping
Programmable beeper
27-channel DMA controller
Clocking features
26 MHz clock: on-chip oscillator, external crystal oscillator,
SYS_CLKIN for external clock, and integrated PLL
32 kHz clock: on-chip oscillator and low power crystal
oscillator
Clock fail detection for external crystals
Analog peripherals
Optional buck converter for improved efficiency
Memory options
512 kB of embedded flash memory with ECC
4 kB of cache memory to reduce active power
128 kB of configurable system SRAM with parity
Safety
Watchdog with dedicated on-chip oscillator
Hardware CRC with programmable polynomial
Multiparity bit protected SRAM
ECC protected embedded flash
Security
Hardware cryptographic accelerator supporting AES-128,
AES-256, and SHA-256
Protected key storage in flash, SHA-256-based keyed
HMAC and key wrap and unwrap
User code protection
12-bit SAR ADC, 1.8 MSPS, 8 channels, and digital
comparator
APPLICATIONS
Internet of Things (IoT)
Smart agriculture, smart building, smart metering, smart
city, smart machine, and sensor network
Wearables
Fitness and clinical
Machine learning and neural networks
TRNG
FUNCTIONAL BLOCK DIAGRAM
52MHz CORE RATE
PLL
SERIAL WIRE
ITM TRACE
HFXTAL
LFXTAL
HFOSC
LFOSC
HP BUCK
PWR MGT
ARM
CORTEX–M4F
FLASH (512kB)
MULTI-
LAYER
AMBA
BUS
NVIC
MPU
WIC
FPU
CRYPTO
(AES-128, AES-256,
SHA 256)
DATA SRAM/
INSTRUCTION
SRAM/
MATRIX
REF BUFFER
TEMP SENSOR
ADC
DMA
KEYED HMAC
CACHE (128kB)
KEY WRAP–UNWRAP
PROTECTED
KEY STORAGE
TMR0
TMR1
RTC0
RTC1
ADC CONTROLLER
SPORT
SPIH
UART0
UART1
TRNG
AHB–APB
BRIDGE
2
PROGRAMMABLE
CRC POLYNOMIAL
SPI0
SPI1
I C
TMR2
RGB TMR
WDT
BEEPER
GPIO
Figure 1.
Rev. A
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rightsof third parties that may result fromits use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks andregisteredtrademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2018–2019 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com