5秒后页面跳转
ADSP-BF592BCPZ PDF预览

ADSP-BF592BCPZ

更新时间: 2024-09-29 12:33:19
品牌 Logo 应用领域
亚德诺 - ADI 微控制器和处理器外围集成电路数字信号处理器PC时钟
页数 文件大小 规格书
44页 1670K
描述
Blackfin Embedded Processor

ADSP-BF592BCPZ 数据手册

 浏览型号ADSP-BF592BCPZ的Datasheet PDF文件第2页浏览型号ADSP-BF592BCPZ的Datasheet PDF文件第3页浏览型号ADSP-BF592BCPZ的Datasheet PDF文件第4页浏览型号ADSP-BF592BCPZ的Datasheet PDF文件第5页浏览型号ADSP-BF592BCPZ的Datasheet PDF文件第6页浏览型号ADSP-BF592BCPZ的Datasheet PDF文件第7页 
Blackfin  
Embedded Processor  
ADSP-BF592  
FEATURES  
PERIPHERALS  
Up to 400 MHz high performance Blackfin processor  
Two 16-bit MACs, two 40-bit ALUs, four 8-bit video ALUs,  
40-bit shifter  
RISC-like register and instruction model for ease of  
programming and compiler-friendly support  
Advanced debug, trace, and performance monitoring  
Accepts a wide range of supply voltages for internal and I/O  
operations, see Operating Conditions on Page 16  
Off-chip voltage regulator interface  
Four 32-bit timers/counters, three with PWM support  
2 dual-channel, full-duplex synchronous serial ports (SPORT),  
supporting eight stereo I2S channels  
2 serial peripheral interface (SPI) compatible ports  
1 UART with IrDA support  
Parallel peripheral interface (PPI), supporting ITU-R 656  
video data formats  
2-wire interface (TWI) controller  
9 peripheral DMAs  
64-lead (9 mm × 9 mm) LFCSP package  
2 memory-to-memory DMA channels  
Event handler with 28 interrupt inputs  
32 general-purpose I/Os (GPIOs), with programmable  
hysteresis  
Debug/JTAG interface  
On-chip PLL capable of frequency multiplication  
MEMORY  
68K bytes of core-accessible memory  
(See Table 1 on Page 3 for L1 and L3 memory size details)  
64K byte L1 instruction ROM  
Flexible booting options from internal L1 ROM and SPI mem-  
ory or from host devices including SPI, PPI, and UART  
Memory management unit providing memory protection  
WATCHDOG TIMER  
SPORT1  
PORT F  
VOLTAGE REGULATOR INTERFACE  
JTAG TEST AND EMULATION  
PERIPHERAL  
SPI0  
TIMER2–0  
UART  
PPI  
ACCESS BUS  
GPIO  
INTERRUPT  
CONTROLLER  
B
L1 INSTRUCTION  
SRAM  
SPORT0  
SPI1  
L1 INSTRUCTION  
ROM  
L1 DATA  
SRAM  
PORT G  
DMA  
CONTROLLER  
DMA  
ACCESS  
BUS  
DCB  
TWI  
DEB  
BOOT  
ROM  
Figure 1. Processor Block Diagram  
Blackfin and the Blackfin logo are registered trademarks of Analog Devices, Inc.  
Rev. B Document Feedback  
Information furnished by Analog Devices is believed to be accurate and reliable.  
However, no responsibility is assumed by Analog Devices for its use, nor for any  
infringements of patents or other rights of third parties that may result from its use.  
Specifications subject to change without notice. No license is granted by implication  
or otherwise under any patent or patent rights of Analog Devices. Trademarks and  
registered trademarks are the property of their respective companies.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.  
Tel: 781.329.4700  
Technical Support  
©2013 Analog Devices, Inc. All rights reserved.  
www.analog.com  

与ADSP-BF592BCPZ相关器件

型号 品牌 获取价格 描述 数据表
ADSP-BF592BCPZ-2 ADI

获取价格

Blackfin Embedded Processor
ADSP-BF592KCPZ ADI

获取价格

Blackfin Embedded Processor
ADSP-BF592KCPZ-2 ADI

获取价格

Blackfin Embedded Processor
ADSP-BF592KCPZ-X ADI

获取价格

Blackfin Embedded Processor
ADSP-BF606 ADI

获取价格

Blackfin Dual Core
ADSP-BF606BBCZ-4 ADI

获取价格

Blackfin Dual Core Embedded Processor
ADSP-BF606KBCZ-4 ADI

获取价格

Blackfin Dual Core Embedded Processor
ADSP-BF607 ADI

获取价格

Blackfin Dual Core
ADSP-BF607BBCZ-5 ADI

获取价格

Blackfin Dual Core Embedded Processor
ADSP-BF607KBCZ-5 ADI

获取价格

Blackfin Dual Core Embedded Processor