Datasheet > ADSP-21990BCA

ADSP-21990BCA

更新时间： 2024-11-11 20:10:43

品牌	Logo	应用领域
亚德诺 - ADI		时钟外围集成电路
页数	文件大小	规格书
50页	1241K
描述
IC 0-BIT, 160 MHz, OTHER DSP, PBGA196, MINI, BGA-196, Digital Signal Processor

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADSP-21990BCA 数据手册

Mixed-Signal DSP Controller

ADSP-21990

FEATURES

ADSP-2199x, 16-bit, fixed-point DSP core with up to 160

MIPS sustained performance

Dual 16-bit auxiliary PWM outputs

16 general-purpose flag I/O pins

8K words of on-chip RAM, configured as 4K words on-chip,

24-bit program RAM and 4K words on-chip, 16-bit

data RAM

3 programmable 32-bit interval timers

SPI communications port with master or slave operation

Synchronous serial communications port (SPORT) capable of

software UART emulation

External memory interface

Dedicated memory DMA controller for data/instruction

transfer between internal/external memory

Programmable PLL and flexible clock generation circuitry

enables full speed operation from low speed input clocks

IEEE JTAG Standard 1149.1 test access port supports on-chip

emulation and system debugging

8-channel, 14-bit analog-to-digital converter system, with up

to 20 MSPS sampling rate (at 160 MHz core clock rate)

3-phase, 16-bit, center-based PWM generation unit with 12.5

ns resolution at 160 MHz core clock (CCLK) rate

Dedicated 32-bit encoder interface unit with companion

encoder event timer

Integrated watchdog timer

Dedicated peripheral interrupt controller with software

priority control

Multiple boot modes

Precision 1.0 V voltage reference

Integrated power-on-reset (POR) generator

Flexible power management with selectable power-down

and idle modes

2.5 V internal operation with 3.3 V I/O

Operating temperature range of –40ЊC to +85ЊC

196-ball CSP_BGA and 176-lead LQFP package

CLOCK

GENERATOR/PLL

DM RAM

PM ROM

PM RAM

JTAG

TEST AND

ADSP-219x

EMULATION

DSP CORE

ADDRESS

EXTERNAL

MEMORY

INTERFACE

(EMI)

DATA

I/O

BUS

PM ADDRESS/DATA

DM ADDRESS/DATA

CONTROL

I/O REGISTERS

MEMORY DMA

CONTROLLER

SPI

SPORT

PWM

GENERATION

UNIT

ENCODER

INTERFACE

UNIT

(AND EET)

TIMER 0

ADC

CONTROL

PIPELINE

FLASH ADC

INTERRUPT

CONTROLLER

(ICNTL)

AUXILIARY

PWM

UNIT

WATCHDOG

TIMER

TIMER 1

TIMER 2

FLAG

I/O

POR

VREF

Figure 1. Functional Block Diagram

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable.

However, no responsibility is assumed by Analog Devices for its use, nor for any

infringements of patents or other rights of third parties that may result from its use.

Specifications subject to change without notice. No license is granted by implication

or otherwise under any patent or patent rights of Analog Devices. Trademarks and

registered trademarks are the property of their respective owners.

One Technology Way, P.O.Box 9106, Norwood, MA 02062-9106 U.S.A.

Tel: 781.329.4700

Fax: 781.461.3113

www.analog.com

12 3 4 5 6 7...50

中文翻译

下载PDF

与ADSP-21990BCA相关器件

型号	品牌	获取价格	描述	数据表
ADSP-21990BST	ADI	获取价格	Mixed Signal DSP Controller
ADSP-21990BSTZ	ADI	获取价格	Mixed-Signal DSP Controller
ADSP-21991	ADI	获取价格	Mixed Signal DSP Co
ADSP-21991BBC	ADI	获取价格	Mixed Signal DSP Co
ADSP-21991BBCZ	ADI	获取价格	High-Performance Mixed-Signal DSP, 160 MHz, 32K Words Program Memory RAM
ADSP-21991BST	ADI	获取价格	Mixed Signal DSP Co
ADSP-21991BSTZ	ADI	获取价格	暂无描述
ADSP-21992	ADI	获取价格	Mixed Signal DSP Controller With CAN
ADSP-21992_07	ADI	获取价格	Mixed-Signal DSP Controller with CAN
ADSP-21992BBC	ADI	获取价格	Mixed-Signal DSP Controller with CAN

与ADSP-21990BCA相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

10
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

1
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

1
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

28

产品中心

服务支持

精选活动

关于我们

帮助中心

ADSP-21990BCA

ADSP-21990BCA 数据手册

与ADSP-21990BCA相关器件

与ADSP-21990BCA相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADSP-21990BCA

ADSP-21990BCA 数据手册

与ADSP-21990BCA相关器件

与ADSP-21990BCA相关文章

您还可以找

您在本页遇到什么问题？