a
DSP Microcomputer
ADSP-2181
FUNCTIO NAL BLO CK D IAGRAM
FEATURES
PERFORMANCE
25 ns Instruction Cycle Tim e from 20 MHz Crystal
@ 5.0 Volts
40 MIPS Sustained Perform ance
Single-Cycle Instruction Execution
Single-Cycle Context Sw itch
PROGRAMMABLE
I/O
POWER-DOWN
CONTROL
FLAGS
MEMORY
DATA ADDRESS
GENERATORS
PROGRAM
SEQUENCER
DATA
MEMORY
PROGRAM
MEMORY
BYTE DMA
CONTROLLER
DAG 1 DAG 2
EXTERNAL
ADDRESS
BUS
3-Bus Architecture Allow s Dual Operand Fetches in
Every Instruction Cycle
Multifunction Instructions
Pow er-Dow n Mode Featuring Low CMOS Standby
Pow er Dissipation w ith 100 Cycle Recovery from
Pow er-Dow n Condition
PROGRAM MEMORY ADDRESS
DATA MEMORY ADDRESS
EXTERNAL
DATA BUS
PROGRAM MEMORY DATA
DATA MEMORY DATA
DMA BUS
INTERNAL
DMA
PORT
SERIAL PORTS
SPORT 0 SPORT 1
ARITHMETIC UNITS
ALU MAC SHIFTER
TIMER
Low Pow er Dissipation in Idle Mode
INTEGRATION
ADSP-2100 Fam ily Code Com patible, w ith Instruction
Set Extensions
ADSP-2100 BASE
ARCHITECTURE
80K Bytes of On-Chip RAM, Configured as
16K Words On-Chip Program Mem ory RAM
16K Words On-Chip Data Mem ory RAM
Dual Purpose Program Mem ory for Both Instruction
and Data Storage
GENERAL D ESCRIP TIO N
T he ADSP-2181 is a single-chip microcomputer optimized for
digital signal processing (DSP) and other high speed numeric
processing applications.
Independent ALU, Multiplier/ Accum ulator, and Barrel
Shifter Com putational Units
Tw o Independent Data Address Generators
Pow erful Program Sequencer Provides
Zero Overhead Looping
Conditional Instruction Execution
Program m able 16-Bit Interval Tim er w ith Prescaler
128-Lead TQFP/ 128-Lead PQFP
T he ADSP-2181 combines the ADSP-2100 family base archi-
tecture (three computational units, data address generators and
a program sequencer) with two serial ports, a 16-bit internal
DMA port, a byte DMA port, a programmable timer, Flag I/O,
extensive interrupt capabilities, and on-chip program and data
memory.
T he ADSP-2181 integrates 80K bytes of on-chip memory con-
figured as 16K words (24-bit) of program RAM, and 16K words
(16-bit) of data RAM. Power-down circuitry is also provided to
meet the low power needs of battery operated portable equip-
ment. T he ADSP-2181 is available in 128-lead T QFP and 128-
lead PQFP packages.
SYSTEM INTERFACE
16-Bit Internal DMA Port for High Speed Access to
On-Chip Mem ory
4 MByte Mem ory Interface for Storage of Data Tables
and Program Overlays
8-Bit DMA to Byte Mem ory for Transparent
Program and Data Mem ory Transfers
I/ O Mem ory Interface w ith 2048 Locations Supports
Parallel Peripherals
Program m able Mem ory Strobe and Separate I/ O Mem ory
Space Perm its “Glueless” System Design
Program m able Wait State Generation
Tw o Double-Buffered Serial Ports w ith Com panding
Hardw are and Autom atic Data Buffering
Autom atic Booting of On-Chip Program Mem ory from
Byte-Wide External Mem ory, e.g., EPROM, or
Through Internal DMA Port
In addition, the ADSP-2181 supports new instructions, which
include bit manipulations—bit set, bit clear, bit toggle, bit test—
new ALU constants, new multiplication instruction (x squared),
biased rounding, result free ALU operations, I/O memory trans-
fers and global interrupt masking for increased flexibility.
Fabricated in a high speed, double metal, low power, CMOS
process, the ADSP-2181 operates with a 25 ns instruction cycle
time. Every instruction can execute in a single processor cycle.
T he ADSP-2181’s flexible architecture and comprehensive
instruction set allow the processor to perform multiple opera-
tions in parallel. In one processor cycle the ADSP-2181 can:
Six External Interrupts
13 Program m able Flag Pins Provide Flexible System
Signaling
• Generate the next program address
• Fetch the next instruction
ICE-Port™ Em ulator Interface Supports Debugging
in Final System s
ICE -P or t is a tr adem ar k of Analog D evices, Inc.
• Perform one or two data moves
• Update one or two data address pointers
• Perform a computational operation
REV. D
Inform ation furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assum ed by Analog Devices for its
use, nor for any infringem ents of patents or other rights of third parties
which m ay result from its use. No license is granted by im plication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norw ood, MA 02062-9106, U.S.A.
Tel: 781/ 329-4700
Fax: 781/ 326-8703
World Wide Web Site: http:/ / w w w .analog.com
© Analog Devices, Inc., 1998
5秒后页面跳转
解析光耦仿真器：升级光耦合器技术的必要性
英伟达新一代Blackwell GPU过热问题致交付延迟
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
替代型号
如果您发现信息不准确，
