5秒后页面跳转
ADSP-21363 PDF预览

ADSP-21363

更新时间: 2024-11-24 05:15:15
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
44页 413K
描述
SHARC Processor

ADSP-21363 数据手册

 浏览型号ADSP-21363的Datasheet PDF文件第2页浏览型号ADSP-21363的Datasheet PDF文件第3页浏览型号ADSP-21363的Datasheet PDF文件第4页浏览型号ADSP-21363的Datasheet PDF文件第5页浏览型号ADSP-21363的Datasheet PDF文件第6页浏览型号ADSP-21363的Datasheet PDF文件第7页 
SHARC® Processor  
ADSP-21363  
On-chip memory—3M bit of on-chip SRAM and a dedicated  
4M bit of on-chip mask-programmable ROM  
Code compatible with all other members of the SHARC family  
The ADSP-21363 is available with a 333 MHz core instruction  
rate. For complete ordering information, see Ordering  
Guide on Page 44  
a
Preliminary Technical Data  
SUMMARY  
High performance 32-bit/40-bit floating point processor  
optimized for professional audio processing  
At 333 MHz/2 GFLOPs, with unique audio centric peripherals  
such as the Digital Audio Interface the ADSP-21363 SHARC  
processor is ideal for applications that require industry  
leading equalization, reverberation and other effects  
processing  
Single-Instruction Multiple-Data (SIMD) computational  
architecture  
Two 32-bit IEEE floating-point/32-bit fixed-point/40-bit  
extended precision floating-point computational units,  
each with a multiplier, ALU, shifter, and register file  
4 BLOCKS OF ON-CHIP MEMORY  
CORE PROCESSOR  
INSTRUCTION  
BLOCK 0  
SRAM  
1M BIT ROM  
2M BIT  
BLOCK 1  
BLOCK 2  
BLOCK 3  
SRAM  
1M BIT  
CACHE  
TIMER  
SRAM  
0.5M BIT  
SRAM  
0.5M BIT  
ROM  
2M BIT  
32 X 48-BIT  
ADDR  
DATA  
ADDR  
DATA  
ADDR  
DATA  
ADDR  
DATA  
DAG1  
8X4X32  
DAG2  
8X4X32  
PROGRAM  
SEQUENCER  
32  
PM ADDRESS BUS  
32  
64  
DM ADDRESS BUS  
PM DATA BUS  
64  
DM DATA BUS  
IOA  
IOD  
IOA  
IOD  
IOA  
IOD  
IOA  
IOD  
PX REGISTER  
PROCESSING  
ELEMENT  
(PEX)  
PROCESSING  
ELEMENT  
(PEY)  
SPI  
SPORTS  
IDP  
PCG  
IOP REGISTERS  
(MEMORY MAPPED)  
SIGNAL  
ROUTING  
UNIT  
TIMERS  
6
JTAG TEST & EMULATION  
I/O PROCESSOR  
AND PERIPHERALS  
SEE “ADSP-21363 MEMORY  
AND I/O INTERFACE FEATURES”  
SECTION FOR DETAILS  
S
Figure 1. Functional Block Diagram – Processor Core  
SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.  
Rev. PrA  
Information furnished by Analog Devices is believed to be accurate and reliable.  
However, no responsibility is assumed by Analog Devices for its use, nor for any  
infringements of patents or other rights of third parties that may result from its use.  
Specifications subject to change without notice. No license is granted by implication  
or otherwise under any patent or patent rights of Analog Devices. Trademarks and  
registered trademarks are the property of their respective companies.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.  
Tel:781.329.4700  
Fax:781.326.8703  
www.analog.com  
© 2004 Analog Devices, Inc. All rights reserved.  

与ADSP-21363相关器件

型号 品牌 获取价格 描述 数据表
ADSP-21363BBC-1AA ADI

获取价格

SHARC Processor
ADSP-21363BBCZ-1AA ADI

获取价格

SHARC Processor
ADSP-21363BSQZ-1AA ADI

获取价格

IC 16-BIT, 55.55 MHz, OTHER DSP, PQFP144, LEAD FREE, MS-026BFB-HD, LQFP-144, Digital Signa
ADSP-21363BSWZ-1AA ADI

获取价格

SHARC Processors
ADSP-21363KBC-1AA ADI

获取价格

SHARC Processor
ADSP-21363KBCZ-1AA ADI

获取价格

SHARC Processor
ADSP-21363KSQZ-1AA ADI

获取价格

IC 16-BIT, 55.55 MHz, OTHER DSP, PQFP144, LEAD FREE, MS-026BFB-HD, LQFP-144, Digital Signa
ADSP-21363KSQZ-1AX ADI

获取价格

IC 16-BIT, 55.55 MHz, OTHER DSP, PQFP144, LEAD FREE, MS-026BFB-HD, LQFP-144, Digital Signa
ADSP-21363KSWZ-1AA ADI

获取价格

SHARC Processors
ADSP-21363SBBC-ENG ADI

获取价格

SHARC Processor