5秒后页面跳转
ADGM1304 PDF预览

ADGM1304

更新时间: 2024-11-29 01:19:07
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
21页 595K
描述
Fully operational down to 0 Hz/dc

ADGM1304 数据手册

 浏览型号ADGM1304的Datasheet PDF文件第2页浏览型号ADGM1304的Datasheet PDF文件第3页浏览型号ADGM1304的Datasheet PDF文件第4页浏览型号ADGM1304的Datasheet PDF文件第5页浏览型号ADGM1304的Datasheet PDF文件第6页浏览型号ADGM1304的Datasheet PDF文件第7页 
0 Hz/DC to 14 GHz, Single-Pole, Four-Throw  
MEMS Switch with Integrated Driver  
ADGM1304  
Data Sheet  
FEATURES  
GENERAL DESCRIPTION  
Fully operational down to 0 Hz/dc  
Actuation lifetime: 1 billion cycles (minimum)  
−3 dB bandwidth  
11 GHz (typical) for RF1, RF4  
14 GHz (typical) for RF2, RF3  
Insertion loss: 0.26 dB (typical) at 2.5 GHz  
Isolation: 24 dB (typical) at 2.5 GHz  
High linearity IIP3: 69 dBm (typical)  
On switching time: 30 μs (typical)  
Radio frequency (RF) power rating: 36 dBm (maximum)  
On resistance 1.6 Ω (typical)  
Supply voltage: 3.1 V to 3.3 V nominal  
Hermetically sealed switch contacts  
Integrated driver removes the need for an external driver  
CMOS-/LVTTL-compatible  
The ADGM1304 is a wideband, single-pole, four-throw (SP4T)  
switch, fabricated using Analog Devices, Inc., microelectro-  
mechanical system (MEMS) switch technology. This technology  
enables a small, wide bandwidth, highly linear, low insertion  
loss switch that is operational down to 0 Hz/dc, making it an  
ideal switching solution for a wide range of RF applications.  
An integrated control chip generates the high voltage necessary  
to electrostatically actuate the switch via a complementary metal-  
oxide semiconductor (CMOS)-/low voltage transistor-transistor  
logic (LVTTL)-compatible parallel interface. All four switches are  
independently controllable.  
The ADGM1304 is packaged in a 24-lead, 5 mm × 4 mm ×  
0.95 mm, lead frame chip-scale package (LFCSP).  
Parallel interface  
I
DD sleep mode current: 1 μA typical power consumption  
24-lead, 5 mm × 4 mm × 0.95 mm, LFCSP  
APPLICATIONS  
Relay replacements  
Automatic test equipment (ATE): RF/digital/mixed signals  
Load/probe boards: RF/digital/mixed signals  
RF test instrumentation  
Reconfigurable filters/attenuators  
High performance RF switching  
FUNCTIONAL BLOCK DIAGRAM  
C
CP  
V
V
EXTCLK  
CLKSEL  
MUX  
DD  
CP  
RF1  
RF2  
ADGM1304  
CHARGE  
PUMP  
÷2  
V
CP  
OSCILLATOR  
REGULATOR  
REFERENCE  
AND BIAS  
SLEEP  
LEVEL  
LV  
LV  
LV  
LV  
HV  
IN1  
IN2  
SHIFTER  
LEVEL  
SHIFTER  
RFC  
HV  
HV  
HV  
LEVEL  
SHIFTER  
IN3  
IN4  
LEVEL  
SHIFTER  
AGND  
RFGND  
RF4  
RF3  
NOTES  
1. LV = LOW VOLTAGE.  
HV = HIGH VOLTAGE.  
Figure 1.  
Rev. C  
Document Feedback  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rights of third parties that may result from its use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks and registeredtrademarks arethe property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Technical Support  
©2016 Analog Devices, Inc. All rights reserved.  
www.analog.com  
 
 
 
 

与ADGM1304相关器件

型号 品牌 获取价格 描述 数据表
ADGM1304JCPZ-RL7 ADI

获取价格

Fully operational down to 0 Hz/dc
ADGS1208 ADI

获取价格

SPI Interface, Low CON and QINJ, ±15 V/12 V,
ADGS1208BCPZ ADI

获取价格

SPI Interface, Low CON and QINJ, ±15 V/12 V,
ADGS1208BCPZ-RL7 ADI

获取价格

SPI Interface, Low CON and QINJ, ±15 V/12 V,
ADGS1209 ADI

获取价格

SPI Interface, Low CON and QINJ, ±15 V/12 V,
ADGS1209BCPZ ADI

获取价格

SPI Interface, Low CON and QINJ, ±15 V/12 V,
ADGS1209BCPZ-RL7 ADI

获取价格

SPI Interface, Low CON and QINJ, ±15 V/12 V,
ADGS1212 ADI

获取价格

SPI Interface, Quad SPST Switch, Low QINJ, Lo
ADGS1212BCPZ ADI

获取价格

SPI Interface, Quad SPST Switch, Low QINJ, Lo
ADGS1212BCPZ-RL7 ADI

获取价格

SPI Interface, Quad SPST Switch, Low QINJ, Lo