5秒后页面跳转
ADFS7124-8 PDF预览

ADFS7124-8

更新时间: 2024-11-26 15:18:59
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
93页 2074K
描述
具有 PGA 和参考的 8 通道、低噪声、低功耗、24 位 Σ-Δ ADC

ADFS7124-8 数据手册

 浏览型号ADFS7124-8的Datasheet PDF文件第2页浏览型号ADFS7124-8的Datasheet PDF文件第3页浏览型号ADFS7124-8的Datasheet PDF文件第4页浏览型号ADFS7124-8的Datasheet PDF文件第5页浏览型号ADFS7124-8的Datasheet PDF文件第6页浏览型号ADFS7124-8的Datasheet PDF文件第7页 
Data Sheet  
ADFS7124-8  
8-Channel, Low Noise, Low Power, 24-Bit, Sigma-Delta ADC with PGA and  
Reference  
Matched programmable excitation currents  
FEATURES  
Internal clock oscillator  
On-chip bias voltage generator  
Low-side power switch  
Functional safety approved to SC3 by TÜV Rheinland, File  
Number 968/FSP 2188.01/23  
General-purpose outputs  
Multiple filter options  
Internal temperature sensor  
Self and system calibration  
Sensor burnout detection  
Automatic channel sequencer  
Per channel configuration  
Power supply: 2.7 V to 3.6 V and ±1.8 V  
Independent interface power supply  
Power-down current: 5 µA maximum  
Temperature range: −40°C to +125°C  
32-lead LFCSP  
Three power modes  
RMS noise  
Low power: 24 nV rms at 1.17 SPS, gain = 128 (255 µA  
typical)  
Mid power: 20 nV rms at 2.34 SPS, gain = 128 (355 µA  
typical)  
Full power: 23 nV rms at 9.4 SPS, gain = 128 (930 µA typical)  
Up to 22 noise free bits in all power modes (gain = 1)  
Output data rate  
Full power: 9.38 SPS to 19,200 SPS  
Mid power: 2.34 SPS to 4800 SPS  
Low power: 1.17 SPS to 2400 SPS  
Rail-to-rail analog inputs for gains > 1  
Simultaneous 50 Hz/60 Hz rejection at 25 SPS (single cycle  
settling)  
3-wire or 4-wire serial interface  
SPI, QSPI , MICROWIRE , and DSP compatible  
Schmitt trigger on SCLK  
ESD: 4 kV  
APPLICATIONS  
Diagnostic functions (which aid safe integrity level (SIL) certifica-  
tion)  
Crosspoint multiplexed analog inputs  
8 differential/15 pseudodifferential inputs  
Programmable gain (1 to 128)  
Temperature measurement  
Pressure measurement  
Industrial process control  
Instrumentation  
Band gap reference with 15 ppm/°C drift maximum (70 µA)  
FUNCTIONAL BLOCK DIAGRAM  
Smart transmitters  
Figure 1. Functional Block Diagram  
Rev. 0  
Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog  
Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to  
change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and  
registered trademarks are the property of their respective owners.  
DOCUMENT FEEDBACK  
TECHNICAL SUPPORT  

与ADFS7124-8相关器件

型号 品牌 获取价格 描述 数据表
AD-F-UMD12N CJ

获取价格

双数字晶体管
A-DFXXAA-WP-R ASSMANN

获取价格

WATERPROOF D-SUB CONNECTOR
A-DFXXLL-WP-R ASSMANN

获取价格

WATERPROOF D-SUB CONNECTOR
ADG0028D MTU

获取价格

DIESEL GENERATOR SET
ADG0032D MTU

获取价格

DIESEL GENERATOR SET
ADG0042D MTU

获取价格

DIESEL GENERATOR SET
ADG0062D MTU

获取价格

DIESEL GENERATOR SET
ADG00-AT0001 3M

获取价格

Interconnection Device
ADG00-AT0003 3M

获取价格

Interconnection Device
ADG00-AT0005 3M

获取价格

Interconnection Device