5秒后页面跳转
ADC12DS105LFEB PDF预览

ADC12DS105LFEB

更新时间: 2024-11-28 04:20:27
品牌 Logo 应用领域
美国国家半导体 - NSC 转换器
页数 文件大小 规格书
26页 498K
描述
Dual 12-Bit, 105 MSPS A/D Converter with Serial LVDS Outputs

ADC12DS105LFEB 数据手册

 浏览型号ADC12DS105LFEB的Datasheet PDF文件第2页浏览型号ADC12DS105LFEB的Datasheet PDF文件第3页浏览型号ADC12DS105LFEB的Datasheet PDF文件第4页浏览型号ADC12DS105LFEB的Datasheet PDF文件第5页浏览型号ADC12DS105LFEB的Datasheet PDF文件第6页浏览型号ADC12DS105LFEB的Datasheet PDF文件第7页 
February 21, 2008  
ADC12DS105  
Dual 12-Bit, 105 MSPS A/D Converter with Serial LVDS  
Outputs  
General Description  
Features  
The ADC12DS105 is a high-performance CMOS analog-to-  
digital converter capable of converting two analog input sig-  
nals into 12-bit digital words at rates up to 105 Mega Samples  
Per Second (MSPS). The digital outputs are serialized and  
provided on differential LVDS signal pairs. This converter us-  
es a differential, pipelined architecture with digital error cor-  
rection and an on-chip sample-and-hold circuit to minimize  
power consumption and the external component count, while  
providing excellent dynamic performance. The ADC12DS105  
may be operated from a single +3.0V or 3.3V power supply.  
A power-down feature reduces the power consumption to  
very low levels while still allowing fast wake-up time to full  
operation. The differential inputs accept a 2V full scale differ-  
ential input swing. A stable 1.2V internal voltage reference is  
provided, or the ADC12DS105 can be operated with an ex-  
ternal 1.2V reference. The selectable duty cycle stabilizer  
maintains performance over a wide range of clock duty cy-  
cles. A serial interface allows access to the internal registers  
for full control of the ADC12DS105's functionality. The AD-  
C12DS105 is available in a 60-lead LLP package and oper-  
ates over the industrial temperature range of −40°C to +85°C  
Clock Duty Cycle Stabilizer  
Single +3.0 or 3.3V supply operation  
Serial LVDS Outputs  
Serial Control Interface  
Overrange outputs  
60-pin LLP package, (9x9x0.8mm, 0.5mm pin-pitch)  
Key Specifications  
Resolution  
Conversion Rate  
SNR (fIN = 240 MHz)  
SFDR (fIN = 240 MHz)  
Full Power Bandwidth  
Power Consumption  
12 Bits  
105 MSPS  
68.5 dBFS (typ)  
83 dBFS (typ)  
1 GHz (typ)  
1 W (typ)  
Applications  
High IF Sampling Receivers  
Wireless Base Station Receivers  
Test and Measurement Equipment  
Communications Instrumentation  
Portable Instrumentation  
Connection Diagram  
20211701  
© 2008 National Semiconductor Corporation  
202117  
www.national.com  

与ADC12DS105LFEB相关器件

型号 品牌 获取价格 描述 数据表
ADC12EU050 NSC

获取价格

Ultra-Low Power, Octal, 12-bit, 40-50 MSPS Analog-to-Digital Converter
ADC12EU050_0811 NSC

获取价格

Ultra-Low Power, Octal, 12-bit, 40-50 MSPS Sigma-Delta Analog-to-Digital Converter
ADC12EU050_09 NSC

获取价格

Ultra-Low Power, Octal, 12-bit, 40-50 MSPS Sigma-Delta Analog-to-Digital Converter
ADC12EU050CILQ NSC

获取价格

Ultra-Low Power, Octal, 12-bit, 40-50 MSPS Analog-to-Digital Converter
ADC12EU050CIPLQ NSC

获取价格

Ultra-Low Power, Octal, 12-bit, 40-50 MSPS Sigma-Delta Analog-to-Digital Converter
ADC12EU050EB NSC

获取价格

Ultra-Low Power, Octal, 12-bit, 40-50 MSPS Sigma-Delta Analog-to-Digital Converter
ADC12H030 NSC

获取价格

Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold
ADC12H030CIWM NSC

获取价格

Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold
ADC12H030CIWM/NOPB TI

获取价格

2-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16, SOP-16
ADC12H030CIWMX ETC

获取价格

Single-Ended Data Acquisition System