Datasheet > ADC1212D105HN

ADC1212D105HN

更新时间： 2024-11-19 08:18:47

品牌	Logo	应用领域
恩智浦 - NXP		双倍数据速率
页数	文件大小	规格书
42页	1404K
描述
Dual 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital outputs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADC1212D105HN 数据手册

ADC1212D series

Dual 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps;

CMOS or LVDS DDR digital outputs

Rev. 2 — 4 March 2011

Product data sheet

1. General description

The ADC1212D is a dual channel 12-bit Analog-to-Digital Converter (ADC) optimized for

high dynamic performances and low power consumption at sample rates up to 125 Msps.

Pipelined architecture and output error correction ensure the ADC1212D is accurate

enough to guarantee zero missing codes over the entire operating range. Supplied from a

single 3 V source, it can handle output logic levels from 1.8 V to 3.3 V in

Complementary Metal Oxide Semiconductor (CMOS) mode, because of a separate digital

output supply. It supports the Low Voltage Differential Signalling (LVDS) Double Data Rate

(DDR) output standard. An integrated Serial Peripheral Interface (SPI) allows the user to

easily configure the ADC. The device also includes a programmable full-scale SPI to allow

a flexible input voltage range of 1 V (p-p) to 2 V (p-p). With excellent dynamic

performance from the baseband to input frequencies of 170 MHz or more, the ADC1212D

is ideal for use in communications, imaging and medical applications.

2. Features and benefits

 SNR, 70 dBFS

 Input bandwidth, 600 MHz

 SFDR, 86 dBc

 Power dissipation, 855 mW at 80 Msps

 Serial Peripheral Interface (SPI)

 Sample rate up to 125 Msps

 Clock input divided by 2 to reduce jitter  Duty cycle stabilizer

contribution

 Single 3 V supply

 Fast OuT-of-Range (OTR) detection

 Flexible input voltage range:

 Offset binary, two’s complement, gray

1 V to 2 V (p-p)

code

 CMOS or LVDS DDR digital outputs

 Power-down and Sleep modes

 HVQFN64 package

 Pin and software compatible with

ADC1412D series and ADC1112D125.

3. Applications

 Wireless and wired broadband

 Spectral analysis

communications

 Portable instrumentation

 Imaging systems

 Ultrasound equipment

 Software defined radio

12 3 4 5 6 7...42

中文翻译

下载PDF

与ADC1212D105HN相关器件

型号	品牌	获取价格	描述	数据表
ADC1212D105HN/C1	IDT	获取价格	PROPRIETARY METHOD ADC, PQCC64, 9 X 9 MM, 0.85 MM HEIGHT, PLASTIC, SOT804-3, VQFN-64
ADC1212D105HN-C1	IDT	获取价格	Dual 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital outputs
ADC1212D125HN	NXP	获取价格	Dual 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital outputs
ADC1212D125HN/C1	IDT	获取价格	PROPRIETARY METHOD ADC, PQCC64, 9 X 9 MM, 0.85 MM HEIGHT, PLASTIC, SOT804-3, VQFN-64
ADC1212D125HN-C1	IDT	获取价格	Dual 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital outputs
ADC12130	TI	获取价格	Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold
ADC12130	NSC	获取价格	Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold
ADC12130_06	NSC	获取价格	Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold
ADC12130_14	TI	获取价格	ADC12130/ADC12132/ADC12138 Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters wit
ADC12130CIN	NSC	获取价格	Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold

与ADC1212D105HN相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

23
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

15
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

45
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

45

产品中心

服务支持

精选活动

关于我们

帮助中心

ADC1212D105HN

ADC1212D105HN 数据手册

与ADC1212D105HN相关器件

与ADC1212D105HN相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADC1212D105HN

ADC1212D105HN 数据手册

与ADC1212D105HN相关器件

与ADC1212D105HN相关文章

您还可以找

您在本页遇到什么问题？