5秒后页面跳转
ADC1112D125 PDF预览

ADC1112D125

更新时间: 2024-11-25 08:18:43
品牌 Logo 应用领域
恩智浦 - NXP 双倍数据速率
页数 文件大小 规格书
41页 565K
描述
Dual 11-bit ADC; CMOS or LVDS DDR digital outputs

ADC1112D125 数据手册

 浏览型号ADC1112D125的Datasheet PDF文件第2页浏览型号ADC1112D125的Datasheet PDF文件第3页浏览型号ADC1112D125的Datasheet PDF文件第4页浏览型号ADC1112D125的Datasheet PDF文件第5页浏览型号ADC1112D125的Datasheet PDF文件第6页浏览型号ADC1112D125的Datasheet PDF文件第7页 
ADC1112D125  
Dual 11-bit ADC; CMOS or LVDS DDR digital outputs  
Rev. 2 — 3 March 2011  
Product data sheet  
1. General description  
The ADC1112D125 is a dual channel 11-bit Analog-to-Digital Converter (ADC) optimized  
for high dynamic performance and low power consumption. Pipelined architecture and  
output error correction ensure the ADC1112D125 is accurate enough to guarantee zero  
missing codes over the entire operating range. Supplied from a single 3 V source, it can  
handle output logic levels from 1.8 V to 3.3 V in Complementary Metal Oxide  
Semiconductor (CMOS) mode, because of a separate digital output supply. It supports the  
Low Voltage Differential Signalling (LVDS) Double Data Rate (DDR) output standard. An  
integrated Serial Peripheral Interface (SPI) allows the user to easily configure the ADC.  
The device also includes a programmable full-scale SPI to allow a flexible input voltage  
range of 1 V (p-p) to 2 V (p-p). With excellent dynamic performance from the baseband to  
input frequencies of 170 MHz or more, the ADC1112D125 is ideal for use in  
communications, imaging and medical applications.  
2. Features and benefits  
„ SNR, 66.2 dBFS  
„ Input bandwidth, 600 MHz  
„ Power dissipation, 1230 mW  
„ Serial Peripheral Interface (SPI)  
„ SFDR, 87 dBc  
„ Sample rate up to 125 Msps  
„ Clock input divided by 2 to reduce jitter „ Duty cycle stabilizer  
contribution  
„ Single 3 V supply  
„ Fast OuT-of-Range (OTR) detection  
„ Flexible input voltage range: 1 V (p-p)  
„ Pin and software compatible with  
ADC1412D series and ADC1212D  
series.  
to 2 V (p-p)  
„ CMOS or LVDS DDR digital outputs  
„ Power-down and Sleep modes  
„ Offset binary, two’s complement, gray  
code  
„ HVQFN64 package  
3. Applications  
„ Wireless and wired broadband  
communications  
„ Portable instrumentation  
„ Spectral analysis  
„ Imaging systems  
„ Ultrasound equipment  
„ Software defined radio  

与ADC1112D125相关器件

型号 品牌 获取价格 描述 数据表
ADC1112D125HN NXP

获取价格

Dual 11-bit ADC; CMOS or LVDS DDR digital outputs
ADC1112D125HN/C1 IDT

获取价格

PROPRIETARY METHOD ADC, PQCC64, 9 X 9 MM, 0.85 MM HEIGHT, PLASTIC, SOT804-3, VQFN-64
ADC1112D125HN/C1 NXP

获取价格

PROPRIETARY METHOD ADC, PQCC64, 9 X 9 MM, 0.85 MM HEIGHT, PLASTIC, SOT804-3, VQFN-64
ADC1112D125HN-C1 IDT

获取价格

Dual 11-bit ADC; CMOS or LVDS DDR digital outputs
ADC1113 ADI

获取价格

IC 2-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, DMA28, MODULE-28, Analog to
ADC1113D125 IDT

获取价格

Dual 11-bit ADC; serial JESD204A interface
ADC1113D125 NXP

获取价格

Dual 11-bit ADC; serial JESD204A interface
ADC1113D125_11 NXP

获取价格

Dual 11-bit ADC; serial JESD204A interface
ADC1113D125C1 NXP

获取价格

Dual 11-bit ADC; serial JESD204A interface
ADC1113D125HN/C1 NXP

获取价格

Dual 11-bit ADC; serial JESD204A interface