5秒后页面跳转
ADC1010S PDF预览

ADC1010S

更新时间: 2024-09-23 12:21:47
品牌 Logo 应用领域
艾迪悌 - IDT 双倍数据速率
页数 文件大小 规格书
37页 386K
描述
Single 10-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital outputs

ADC1010S 数据手册

 浏览型号ADC1010S的Datasheet PDF文件第2页浏览型号ADC1010S的Datasheet PDF文件第3页浏览型号ADC1010S的Datasheet PDF文件第4页浏览型号ADC1010S的Datasheet PDF文件第5页浏览型号ADC1010S的Datasheet PDF文件第6页浏览型号ADC1010S的Datasheet PDF文件第7页 
ADC1010S series  
Single 10-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps;  
CMOS or LVDS DDR digital outputs  
Rev. 03 — 2 July 2012  
Product data sheet  
1. General description  
The ADC1010S is a single-channel 10-bit Analog-to-Digital Converter (ADC) optimized for  
high dynamic performance and low power consumption at sample rates up to 125 Msps.  
Pipelined architecture and output error correction ensure the ADC1010S is accurate  
enough to guarantee zero missing codes over the entire operating range. Supplied from a  
single 3 V source, it can handle output logic levels from 1.8 V to 3.3 V in CMOS mode,  
because of a separate digital output supply. It supports the Low Voltage Differential  
Signaling (LVDS) Double Data Rate (DDR) output standard. An integrated Serial  
Peripheral Interface (SPI) allows the user to easily configure the ADC. The device also  
includes a programmable full-scale SPI to allow a flexible input voltage range from  
1 V to 2 V (peak-to-peak). With excellent dynamic performance from the baseband to  
input frequencies of 170 MHz or more, the ADC1010S is ideal for use in communications,  
imaging and medical applications.  
2. Features and benefits  
SNR, 62 dBFS; SFDR, 86 dBc  
Input bandwidth, 600 MHz  
Sample rate up to 125 Msps  
10-bit pipelined ADC core  
Clock input divided by 2 for less jitter  
Single 3 V supply  
Power dissipation, 430 mW at 80 Msps  
Serial Peripheral Interface (SPI)  
Duty cycle stabilizer  
Fast OuT-of-Range (OTR) detection  
Flexible input voltage range: 1 V (p-p) to Offset binary, two’s complement, gray  
2 V (p-p)  
code  
CMOS or LVDS DDR digital outputs  
Pin compatible with the ADC1410S  
series and the ADC1210S series  
Power-down and Sleep modes  
HVQFN40 package  
3. Applications  
Wireless and wired broadband  
Portable instrumentation  
communications  
Spectral analysis  
Imaging systems  
Ultrasound equipment  
Software defined radio  
®

与ADC1010S相关器件

型号 品牌 获取价格 描述 数据表
ADC1010S065HN/C1 NXP

获取价格

Single 10-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital output
ADC1010S065HN-C1 IDT

获取价格

Single 10-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital output
ADC1010S080HN/C1 NXP

获取价格

Single 10-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital output
ADC1010S080HN/C1,5 NXP

获取价格

IC,A/D CONVERTER,SINGLE,10-BIT,LLCC,40PIN
ADC1010S080HN-C1 IDT

获取价格

Single 10-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital output
ADC1010S105HN/C1 NXP

获取价格

Single 10-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital output
ADC1010S105HN-C1 IDT

获取价格

Single 10-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital output
ADC1010S125HN/C1 NXP

获取价格

Single 10-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital output
ADC1010S125HN/C1,5 IDT

获取价格

IC,A/D CONVERTER,SINGLE,10-BIT,LLCC,40PIN
ADC1010S125HN-C1 IDT

获取价格

Single 10-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital output