ADC10080CIMT

更新时间： 2024-11-08 22:34:07

品牌	Logo	应用领域
美国国家半导体 - NSC		转换器
页数	文件大小	规格书
19页	924K
描述
10-Bit, 80 MSPS, 3V, 78.6 mW A/D Converter

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

ADC10080CIMT 数据手册

November 2004

ADC10080

10-Bit, 80 MSPS, 3V, 78.6 mW A/D Converter

General Description

Features

n Single +3.0V operation

The ADC10080 is a monolithic CMOS analog-to-digital con-

verter capable of converting analog input signals into 10-bit

digital words at 80 Megasamples per second (MSPS). This

converter uses a differential, pipeline architecture with digital

error correction and an on-chip sample-and-hold circuit to

provide a complete conversion solution, and to minimize

power consumption, while providing excellent dynamic per-

formance. A unique sample-and-hold stage yields a full-

power bandwidth of 400 MHz. Operating on a single 3.0V

power supply, this device consumes just 78.6 mW at

80 MSPS, including the reference current. The Standby

feature reduces power consumption to just 15 mW.

n Selectable 2.0 V_P-P, 1.5 V_P-P, or 1.0 V_P-Pfull-scale input

swing

n 400 MHz −3 dB input bandwidth

n Low power consumption

n Standby mode

n On-chip reference and sample-and-hold amplifier

n Offset binary or two’s complement data format

n Separate adjustable output driver supply to

accommodate 2.5V and 3.3V logic families

n 28-pin TSSOP package

The differential inputs provide a full scale selectable input

swing of 2.0 V_P-P, 1.5 V_P-P, 1.0 V_P-P, with the possibility of a

single-ended input. Full use of the differential input is recom-

mended for optimum performance. An internal +1.2V preci-

sion bandgap reference is used to set the ADC full-scale

range, and also allows the user to supply a buffered refer-

enced voltage for those applications requiring increased ac-

curacy. The output data format is 10-bit offset binary, or two’s

complement.

Key Specifications

n Resolution

10 Bits

80 MSPS

400 MHz

n Conversion Rate

n Full Power Bandwidth

n DNL

n SNR (f_IN= 10 MHz)

n SFDR (f_IN= 10 MHz)

n Data Latency

0.25 LSB (typ)

59.5 dB (typ)

−78.7 dB (typ)

6 Clock Cycles

+3.0V

This device is available in the 28-lead TSSOP package and

will operate over the industrial temperature range of −40˚C to

+85˚C.

n Supply Voltage

n Power Consumption, 80 MHz

78.6 mW

Applications

n Ultrasound and Imaging

n Instrumentation

n Cellular Based Stations/Communications Receivers

n Sonar/Radar

n xDSL

n Wireless Local Loops

n Data Acquisition Systems

n DSP Front Ends

Connection Diagram

20048501

DS200485

www.national.com

12 3 4 5 6 7...19

中文翻译

下载PDF

ADC10080CIMT 替代型号

型号	品牌	替代类型	描述	数据表
ADC10040QCIMT/NOPB	TI	类似代替	10 位 40MSPS 数模转换器 (ADC) - 符合汽车应用标准 \| PW \| 28
ADC10080CIMT/NOPB	NSC	功能相似	IC 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28, TSSOP-28, Analog to Digita

与ADC10080CIMT相关器件

型号	品牌	获取价格	描述	数据表
ADC10080CIMT/NOPB	TI	获取价格	10 位、80MSPS 模数转换器 (ADC) \| PW \| 28 \| -40 to 85
ADC10080CIMT/NOPB	NSC	获取价格	IC 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28, TSSOP-28, Analog to Digita
ADC10080CIMTX	NSC	获取价格	10-Bit, 80 MSPS, 3V, 78.6 mW A/D Converter
ADC10080CIMTX/NOPB	NSC	获取价格	IC 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28, TSSOP-28, Analog to Digita
ADC10080CIMTX/NOPB	TI	获取价格	10 位、80MSPS 模数转换器 (ADC) \| PW \| 28 \| -40 to 85
ADC-100B	FARADAY	获取价格	VIDEO FRONT-END MODULES
ADC100C	ETC	获取价格	Precision 22 Bit Integrating A/D Converter
ADC100CA	ETC	获取价格	Precision 22 Bit Integrating A/D Converter
ADC100M	ETC	获取价格	Precision 22 Bit Integrating A/D Converter
ADC-100R	FARADAY	获取价格	VIDEO FRONT-END MODULES

与ADC10080CIMT相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

22
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

21
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

48
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

39

产品中心

服务支持

精选活动

关于我们

帮助中心

ADC10080CIMT

ADC10080CIMT 数据手册

ADC10080CIMT 替代型号

与ADC10080CIMT相关器件

与ADC10080CIMT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADC10080CIMT

ADC10080CIMT 数据手册

ADC10080CIMT 替代型号

与ADC10080CIMT相关器件

与ADC10080CIMT相关文章

您还可以找

您在本页遇到什么问题？