5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> ADAU1381BCPZ-RL
ADAU1381BCPZ-RL PDF预览

ADAU1381BCPZ-RL

更新时间： 2024-02-11 10:39:04
品牌 Logo 应用领域
亚德诺 - ADI 解码器编解码器
页数 文件大小 规格书
84页 857K
描述
Low Noise Stereo Codec with Enhanced Recording and Playback Processing

阅读下载

获取价格

ADAU1381BCPZ-RL 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：QFN
包装说明：5 X 5 MM, ROHS COMPLIANT, MO-220VHHD-2, LFCSP-32针数：32
Reach Compliance Code：unknown风险等级：5.65
商用集成电路类型：CONSUMER CIRCUITJESD-30 代码：S-XQCC-N32
JESD-609代码：e3长度：5 mm
湿度敏感等级：1功能数量：1
端子数量：32最高工作温度：85 °C
最低工作温度：-25 °C封装主体材料：UNSPECIFIED
封装代码：HVQCCN封装形状：SQUARE
封装形式：CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度（摄氏度）：225
认证状态：COMMERCIAL座面最大高度：1 mm
最大供电电压 (Vsup)：3.65 V最小供电电压 (Vsup)：1.8 V
表面贴装：YES温度等级：OTHER
端子面层：MATTE TIN端子形式：NO LEAD
端子节距：0.5 mm端子位置：QUAD
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：5 mm
Base Number Matches：1

ADAU1381BCPZ-RL 数据手册

 浏览型号ADAU1381BCPZ-RL的Datasheet PDF文件第2页浏览型号ADAU1381BCPZ-RL的Datasheet PDF文件第3页浏览型号ADAU1381BCPZ-RL的Datasheet PDF文件第4页浏览型号ADAU1381BCPZ-RL的Datasheet PDF文件第5页浏览型号ADAU1381BCPZ-RL的Datasheet PDF文件第6页浏览型号ADAU1381BCPZ-RL的Datasheet PDF文件第7页 
Low Noise Stereo Codec with Enhanced  
Recording and Playback Processing  
ADAU1381  
FEATURES  
GENERAL DESCRIPTION  
24-bit stereo audio ADC and DAC  
The ADAU1381 is a low power, 24-bit stereo audio codec. The  
low noise DAC and ADC support sample rates from 8 kHz to  
96 kHz. Low current draw and power saving modes make the  
ADAU1381 ideal for battery-powered audio applications.  
400 mW speaker amplifier (into 8 Ω load)  
Built-in sound engine for audio processing  
Wind noise detection and autofiltering  
Enhanced stereo capture (ESC)  
A configurable sound engine provides enhanced record and  
playback processing to improve overall audio quality.  
Dual-band automatic level control (ALC)  
6-band equalizer, including notch filter  
Sampling rates from 8 kHz to 96 kHz  
Stereo pseudo differential microphone input  
Optional stereo digital microphone input pulse-density  
modulation (PDM)  
Stereo line output  
PLL supporting a range of input clock rates  
Analog and digital I/O 1.8 V to 3.3 V  
Software control via SigmaStudio graphical user interface  
Software-controllable, clickless mute  
Software register and hardware pin standby mode  
32-lead, 5 mm × 5 mm LFCSP or 30-ball, 6 × 5 bump WLCSP  
The record path includes two digital stereo microphone inputs  
and an analog stereo input path. The analog inputs can be  
configured for either a pseudo differential or a single-ended  
stereo source. A dedicated analog beep input signal can be  
mixed into any output path. The ADAU1381 includes a stereo  
line output and speaker driver, which makes the device capable of  
supporting dynamic speakers.  
The serial control bus supports the I2C® or SPI protocols, and  
the serial audio bus is programmable for I2S, left-justified, right-  
justified, or TDM mode. A programmable PLL supports flexible  
clock generation for all standard rates and available master clocks  
from 11 MHz to 20 MHz.  
APPLICATIONS  
Digital still cameras  
Digital video cameras  
FUNCTIONAL BLOCK DIAGRAM  
ADAU1381  
REGULATOR  
BEEP  
PGA  
SOUND ENGINE  
AOUTL  
AOUTR  
LMIC/LMICN/  
MICD1  
DECIMATION  
FILTERS  
LEFT  
LEFT  
PGA  
ADC  
DAC  
WIND NOISE  
NOTCH FILTER  
EQUALIZER  
LMICP  
OUTPUT  
MIXER  
RMIC/RMICN/  
MICD2  
SPP  
SPN  
DIGITAL VOLUME  
CONTROL  
RIGHT  
RIGHT  
DAC  
PGA  
ADC  
RMICP  
PDN  
AUTOMATIC LEVEL  
CONTROL  
2
SERIAL DATA  
INPUT/OUTPUT PORTS  
I C/SPI  
CONTROL PORT  
MICROPHONE  
BIAS  
MICBIAS  
PLL  
Figure 1.  
Rev. 0  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rights of third parties that may result from its use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks and registeredtrademarks arethe property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Fax: 781.461.3113  
www.analog.com  
©2009 Analog Devices, Inc. All rights reserved.  
 
1234567...84

下载PDF

与ADAU1381BCPZ-RL相关器件

型号 品牌 描述 获取价格 数据表
ADAU1381BCPZ-RL7 ADI Low Noise Stereo Codec with Enhanced Recording and Playback Processing

获取价格
ADAU1382BCPZ ADI IC SPECIALTY CONSUMER CIRCUIT, PQCC32, 5 X 5 MM, ROHS COMPLIANT, MO-220VHHD2, LFCSP-32, Co

获取价格
ADAU1382BCPZ-R7 ADI IC SPECIALTY CONSUMER CIRCUIT, PQCC32, 5 X 5 MM, ROHS COMPLIANT, MO-220VHHD2, LFCSP-32, Co

获取价格
ADAU1401 ADI SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs

获取价格
ADAU1401A ADI SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs

获取价格
ADAU1401AWBSTZ ADI SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs

获取价格

与ADAU1381BCPZ-RL相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证