5秒后页面跳转
AD9861_17 PDF预览

AD9861_17

更新时间: 2024-11-08 01:22:55
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
52页 977K
描述
Transceiver for Broadband Applications

AD9861_17 数据手册

 浏览型号AD9861_17的Datasheet PDF文件第2页浏览型号AD9861_17的Datasheet PDF文件第3页浏览型号AD9861_17的Datasheet PDF文件第4页浏览型号AD9861_17的Datasheet PDF文件第5页浏览型号AD9861_17的Datasheet PDF文件第6页浏览型号AD9861_17的Datasheet PDF文件第7页 
Mixed-Signal Front-End (MxFE™) Baseband  
Transceiver for Broadband Applications  
Data Sheet  
AD9861  
FEATURES  
FUNCTIONAL BLOCK DIAGRAM  
Receive path includes dual 10-bit analog-to-digital converters  
with internal or external reference, 50 MSPS and 80 MSPS  
versions  
Transmit path includes dual 10-bit, 200 MSPS digital-to-analog  
converters with 1×, 2×, or 4× interpolation and programmable  
gain control  
Internal clock distribution block includes a programmable phase-  
locked loop and timing generation circuitry, allowing single-  
reference clock operation  
20-pin flexible I/O data interface allows various interleaved or  
noninterleaved data transfers in half-duplex mode and  
interleaved data transfers in full-duplex mode  
Configurable through register programmability or optionally  
limited programmability through mode pins  
Independent Rx and Tx power-down control pins  
64-lead LFCSP package (9 mm × 9 mm footprint)  
3 configurable auxiliary converter pins  
VIN+A  
ADC  
DATA  
MUX  
AND  
Rx DATA  
VIN–A  
VIN+B  
LATCH  
ADC  
VIN–B  
I/O  
INTERFACE  
CONTROL  
I/O  
INTERFACE  
CONFIGURATION  
BLOCK  
FLEXIBLE  
I/O BUS  
[0:19]  
LOW-PASS  
INTERPOLATION  
FILTER  
IOUT+A  
DATA  
LATCH  
AND  
DAC  
DAC  
IOUT–A  
IOUT+B  
Tx DATA  
DEMUX  
IOUT–B  
AUX  
ADC  
AUX  
DAC  
ADC CLOCK  
CLKIN  
AUX  
DAC  
APPLICATIONS  
DAC CLOCK  
PLL  
Broadband access  
AUX  
ADC  
Broadband LAN  
Communications (modems)  
AD9861  
AUX  
DAC  
03606-0-001  
Figure 1.  
GENERAL DESCRIPTION  
The AD9861 is a member of the MxFE family—a group of integrated  
converters for the communications market. The AD9861 integrates  
dual 10-bit analog-to-digital converters (ADC) and dual 10-bit  
digital-to-analog converters (TxDAC®). Two speed grades are  
available, -50 and -80. The -50 is optimized for ADC sampling of 50  
MSPS and less, while the -80 is optimized for ADC sample rates  
between 50 MSPS and 80 MSPS. The dual TxDACs operate at speeds  
up to 200 MHz and include a bypassable 2× or 4× interpolation  
filter. Three auxiliary converters are also available to provide  
required system level control voltages or to monitor system signals.  
The AD9861 is optimized for high performance, low power, small  
form factor, and to provide a cost-effective solution for the  
broadband communication market.  
In half-duplex systems, the interface supports 20-bit parallel  
transfers or 10-bit interleaved transfers. In full-duplex systems,  
the interface supports an interleaved 10-bit ADC bus and an  
interleaved 10-bit TxDAC bus. The flexible I/O bus reduces pin  
count and, therefore, reduces the required package size on the  
AD9861 and the device to which it connects.  
The AD9861 can use either mode pins or a serial program-  
mable interface (SPI) to configure the interface bus, operate the  
ADC in a low power mode, configure the TxDAC interpolation  
rate, and control ADC and TxDAC power-down. The SPI  
provides more programmable options for both the TxDAC path  
(for example, coarse and fine gain control and offset control for  
channel matching) and the ADC path (for example, the internal  
duty cycle stabilizer, and twos complement data format).  
The AD9861 uses a single input clock pin (CLKIN) to generate all  
system clocks. The ADC and TxDAC clocks are generated within a  
timing generation block that provides user programmable options  
such as divide circuits, PLL multipliers, and switches.  
The AD9861 is packaged in a 64-lead LFCSP (low profile, fine  
pitched, chip scale package). The 64-lead LFCSP footprint is  
only 9 mm × 9 mm, and is less than 0.9 mm high, fitting into  
tightly spaced applications such as PCMCIA cards.  
A flexible, bidirectional 20-bit I/O bus accommodates a variety of  
custom digital back ends or open market DSPs.  
Rev. A  
Document Feedback  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rights of third parties that may result from its use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks and registeredtrademarks arethe property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 ©2003–2017 Analog Devices, Inc. All rights reserved.  
Technical Support  
www.analog.com  
 
 
 
 

与AD9861_17相关器件

型号 品牌 获取价格 描述 数据表
AD9861-50EB ADI

获取价格

Mixed-Signal Front-End (MxFE⑩) Baseband Trans
AD9861-80EB ADI

获取价格

Mixed-Signal Front-End (MxFE⑩) Baseband Trans
AD9861BCP-50 ROCHESTER

获取价格

SPECIALTY TELECOM CIRCUIT, QCC64, MO-220-VMMD, LFCSP-64
AD9861BCP-50 ADI

获取价格

Mixed-Signal Front-End (MxFE⑩) Baseband Trans
AD9861BCP-80 ADI

获取价格

Mixed-Signal Front-End (MxFE⑩) Baseband Trans
AD9861BCP-80 ROCHESTER

获取价格

SPECIALTY TELECOM CIRCUIT, QCC64, MO-220-VMMD, LFCSP-64
AD9861BCPRL-50 ADI

获取价格

Mixed-Signal Front-End (MxFE⑩) Baseband Trans
AD9861BCPRL-50 ROCHESTER

获取价格

SPECIALTY TELECOM CIRCUIT, QCC64, MO-220-VMMD, LFCSP-64
AD9861BCPRL-80 ADI

获取价格

Mixed-Signal Front-End (MxFE⑩) Baseband Trans
AD9861BCPZ-50 ADI

获取价格

Mixed-Signal Front-End (MxFE) Baseband Transceiver for Broadband Applications