Datasheet > AD9681

AD9681

更新时间： 2024-11-04 12:36:31

品牌	Logo	应用领域
亚德诺 - ADI		转换器
页数	文件大小	规格书
40页	1486K
描述
Octal, 14-Bit, 125 MSPS, Serial LVDS, 1.8 V Analog-to-Digital Converter

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AD9681 数据手册

Octal, 14-Bit, 125 MSPS, Serial LVDS,

1.8 V Analog-to-Digital Converter

Data Sheet

AD9681

FEATURES

SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM

AVDD

PDWN

DRVDD

Low power

8 ADC channels integrated into 1 package

110 mW per channel at 125 MSPS with scalable power

options

SNR: 74 dBFS (to Nyquist); SFDR: 90 dBc (to Nyquist)

DNL: 0.8 LSB (typical); INL: 1.2 LSB (typical)

Crosstalk, worst adjacent channel, 70 MHz, −1 dBFS: −83 dB

typical

D0+A1

SERIAL

LVDS

AD9681

D0–A1

D1+A1

SERIAL

LVDS

D1–A1

D0+A2

VIN+A1

VIN–A1

DIGITAL

PIPELINE

ADC

SERIALIZER

SERIAL

LVDS

D0–A2

D1+A2

VIN+A2

VIN–A2

DIGITAL

SERIALIZER

PIPELINE

ADC

SERIAL

LVDS

D1–A2

Serial LVDS (ANSI-644, default)

Low power, reduced signal option (similar to IEEE 1596.3)

Data and frame clock outputs

650 MHz full power analog bandwidth

2 V p-p input voltage range

1.8 V supply operation

Serial port control

Flexible bit orientation

Built-in and custom digital test pattern generation

Programmable clock and data alignment

Power-down and standby modes

D0+D1

SERIAL

LVDS

VIN+D1

VIN–D1

DIGITAL

PIPELINE

ADC

D0–D1

D1+D1

SERIALIZER

SERIAL

LVDS

D1–D1

D0+D2

VIN+D2

VIN–D2

DIGITAL

SERIALIZER

PIPELINE

ADC

SERIAL

LVDS

D0–D2

D1+D2

VREF

SENSE

SERIAL

LVDS

D1–D2

REF

SELECT

VCM1, VCM2

FCO+1, FCO+2

FCO–1, FCO–2

DCO+1, DCO+2

DCO–1, DCO–2

GND

SERIAL PORT

INTERFACE

CLOCK

MANAGEMENT

APPLICATIONS

Medical imaging

Communications receivers

Multichannel data acquisition

Figure 1.

The ADC contains several features designed to maximize flexibility

and minimize system cost, such as programmable clock and data

alignment and programmable digital test pattern generation. The

available digital test patterns include built-in deterministic and

pseudorandom patterns, along with custom user-defined test

patterns entered via the serial port interface (SPI).

GENERAL DESCRIPTION

The AD9681 is an octal, 14-bit, 125 MSPS analog-to-digital

converter (ADC) with an on-chip sample-and-hold circuit that

is designed for low cost, low power, small size, and ease of use.

The device operates at a conversion rate of up to 125 MSPS and

is optimized for outstanding dynamic performance and low

power in applications where a small package size is critical.

The AD9681 is available in an RoHS-compliant, 144-ball CSP-

BGA. It is specified over the industrial temperature range of −40°C

to +85°C. This product is protected by a U.S. patent.

The ADC requires a single 1.8 V power supply and an LVPECL-/

CMOS-/LVDS-compatible sample rate clock for full performance

operation. No external reference or driver components are

required for many applications.

PRODUCT HIGHLIGHTS

1. Small Footprint. Eight ADCs are contained in a small,

10 mm × 10 mm package.

2. Low Power. The device dissipates 110 mW per channel at

125 MSPS with scalable power options.

3. Ease of Use. Data clock outputs (DCO 1, DCO 2) operate

at frequencies of up to 500 MHz and support double data

rate (DDR) operation.

The AD9681 automatically multiplies the sample rate clock for

the appropriate LVDS serial data rate. Data clock outputs (DCO 1,

DCO 2) for capturing data on the output and frame clock outputs

(FCO 1, FCO 2) for signaling a new output byte are provided.

Individual channel power-down is supported, and the device

typically consumes less than 2 mW when all channels are disabled.

4. User Flexibility. SPI control offers a wide range of flexible

features to meet specific system requirements.

Rev. A

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registeredtrademarks arethe property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

Technical Support

www.analog.com

12 3 4 5 6 7...40

中文翻译

下载PDF

与AD9681相关器件

型号	品牌	获取价格	描述	数据表
AD9681-125EBZ	ADI	获取价格	Octal, 14-Bit, 125 MSPS, Serial LVDS, 1.8 V Analog-to-Digital Converter
AD9681BBCZ-125	ADI	获取价格	Octal, 14-Bit, 125 MSPS, Serial LVDS, 1.8 V Analog-to-Digital Converter
AD9681BBCZRL7-125	ADI	获取价格	Octal, 14-Bit, 125 MSPS, Serial LVDS, 1.8 V Analog-to-Digital Converter
AD9683	ADI	获取价格	14-Bit, 170 MSPS/250 MSPS, JESD204B, Analog-to-Digital Converter
AD9683-170EBZ	ADI	获取价格	14-Bit, 170 MSPS/250 MSPS, JESD204B, Analog-to-Digital Converter
AD9683-250EBZ	ADI	获取价格	14-Bit, 170 MSPS/250 MSPS, JESD204B, Analog-to-Digital Converter
AD9683BCPZ-170	ADI	获取价格	14-Bit, 170 MSPS/250 MSPS, JESD204B, Analog-to-Digital Converter
AD9683BCPZ-250	ADI	获取价格	14-Bit, 170 MSPS/250 MSPS, JESD204B, Analog-to-Digital Converter
AD9683BCPZRL7-170	ADI	获取价格	14-Bit, 170 MSPS/250 MSPS, JESD204B, Analog-to-Digital Converter
AD9683BCPZRL7-250	ADI	获取价格	14-Bit, 170 MSPS/250 MSPS, JESD204B, Analog-to-Digital Converter

与AD9681相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

7
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

34
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

30

产品中心

服务支持

精选活动

关于我们

帮助中心

AD9681

AD9681 数据手册

与AD9681相关器件

与AD9681相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AD9681

AD9681 数据手册

与AD9681相关器件

与AD9681相关文章

您还可以找

您在本页遇到什么问题？